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Recent progress in wireless communication is sustained through integrated circuit 
technologies that offer a low cost and low power devices that operate in the Radio Frequency 
(RF) range with relatively low noise figure. The submicrometer CMOS technology presents a 
serious alternative to the more expensive, high power GaAs and Si bipolar technologies that have 
been used for the design of high frequency ICs. Design testing and verification through circuit 
simulation is a critical step in the design cycle of RF integrated circuits (RFICs). Accurate device 
models are therefore required to reduce design cycles and to achieve success when the circuit is 
finally committed to silicon. 
This thesis addresses the Radio Frequency (RF) small-signal and large-signal models for 
the MOS transistor. The quasi-static (QS) and non-quasi-static (NQS) models are discussed and 
the assumptions used in their development are examined. The various charge components are 
briefly introduced and the source/drain charge partitioning is presented. The limitation of the QS 
approach at high frequency is investigated using the Bsim3v3.1 model. The development of a 
first order NQS small-signal model is briefly presented and its suitability for RF applications is 
indicated. The effect of the distributed gate, channel, and substrate resistances on the high 
 iii
frequency characteristics of the MOS transistor is examined. We propose a Radio Frequency 
small-signal equivalent circuit (EC) together with an efficient parameter extraction algorithm 
that is necessary for the device optimization and the development of accurate large-signal 
models. The validity of the proposed model and the accuracy of the extraction method are 
verified by comparing Pspice simulation results of the EC to experimental data and the 
Bsim3v3.1 model up to 10GHz. 
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1.0    INTRODUCTION 
 
 
 
 
The possibility of communicating through the “ether” was demonstrated in 1901 when 
Guglielmo Marconi successfully transmitted radio signals across the Atlantic Ocean. The 
consequences and prospects of this demonstration were simply overwhelming. However, for 
many decades, two-way phone conversations would still go over wires and wireless transmission 
remained limited to one-way radio and television broadcasting. The invention of the transistor, 
the development of Shannon’s information theory, and the conception of the cellular system 
paved the way for affordable wireless communications. Nowadays, mobile communication 
systems are moving rapidly from supporting voice only towards integrating digital data and 
multimedia transmissions as well. Thus, the projected applications for wireless technology are 
expanding beyond simple cellular phone handsets to include wireless internet connectivity in 
automobiles, cellular handsets, and personal data assistants (PDAs).  
The push for wireless capabilities in the consumer market, in particular, is therefore 
accompanied by the demand for low-cost, wireless transceivers. Over the past three decades, the 
number of transistors in silicon ( Si ) based integrated circuits (ICs) has doubled about every 18 
months. This well-known trend is referred to as “Moore’s law,” after Gordon E. Moore of Intel 
Corporation. Moore recognized the trend in 1965 that continued into the 21st century. Moore’s 
primary intent for predicting future levels of integration was to push the improvement of the 
microprocessor. Thus, the research and development investments to keep track with Moore’s law 
1 
 have typically focused on digital applications. The corresponding economy-of-scale for Si digital 
ICs has, therefore, dramatically reduced the cost of microprocessors. On the other hand, Si has 
not been the ideal semiconductor for high frequency analog applications. Radio frequency ICs 
(RFICs) and monolithic microwave ICs (MMICs) have historically used compound 
semiconductors synthesized from elements in columns III and V of the periodic table (III-V 
semiconductors). III-V semiconductors have characteristically high electron mobility and are 
readily grown on semi-insulating substrates; features that are ideal for high frequency 
applications. However, high-speed analog and wireless ICs have recently sought to take 
advantage of the same Si economy-of-scale in an effort to reduce cost. The potential for high 
integration and lower cost has spurred research and advances in silicon-based technologies that 
include both bipolar and submicron complementary metal-oxide silicon (CMOS) devices 
(BiCMOS technologies).  
The quadratic improvement in the microwave properties of CMOS devices with downscaling 
the channel length combined with the possibility of a system-on-chip integration has motivated 
extensive research on implementing a CMOS radio transceiver. Subtle physical mechanisms that 
govern the properties of deep sub-micron Mosfets have to be adequately described and 
incorporated in CAD tools to empower circuit designers with the ability to extract the best 
performance out of these devices. Design testing and verification through circuit simulation is a 
critical step in the design cycle of RF integrated circuits (RFICs). Accurate device models are 
therefore required to reduce design cycles and to achieve success when the circuit is finally 
committed to silicon. In essence, critical to the success of “RF CMOS” is the development of 
accurate and scalable RF Mosfet models. 
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1.1    THESIS ORGANIZATION 
 
The objective of this research is to develop a physical small-signal equivalent circuit of a 
MOS transistor that can simulate the device characteristics in the Gega-Hertz range. Extraction 
of the model parameters is critical and should be considered at the same time the model is 
developed. To this end, an accurate and efficient parameter extraction procedure is presented. 
Chapter 2 discusses the quasi-static (QS) and non-quasi-static (NQS) models and the underlying 
assumptions used in their development. The QS approach assumes that the channel charge can 
adjust itself instantaneously and is only valid at low frequencies. A complete QS model is 
presented and the notion of trans-capacitance is introduced. The Bsim3v3.1 model is used to 
indicate the limitation of the QS model at high frequency. The NQS formulation is briefly 
introduced and it is shown that the channel resistance plays an important role at high frequencies. 
This resistance forms a distributed bias dependant RC network with the gate oxide and results in 
a signal delay between the transistor terminals. Non-quasi-static effects have been demonstrated 
to exit for both long and short channels and should be included in an RF Mosfet model. A first 
order NQS model is derived and discussed. Although this model extends the region of validity of 
the QS models, more elements should be added to enhance the accuracy at RF. These elements 
are related to the extrinsic parasitics and are discussed in chapter 3. At RF, the extrinsic 
components of the device play a prominent role in degrading the transistor performance and 
therefore have to be added to the intrinsic small signal NQS model. Six extrinsic capacitances are 
to be added: the gate-to-source capacitance gsexC , the gate-drain-capacitance gdexC , the gate-to-
bulk capacitance gbexC , the drain-to-bulk capacitance , the source-to-bulk capacitancedbexC sbexC , 
3 
 and the drain-to-source capacitance . As for the parasitic resistances they can be divided into 
four parts: the resistance of the gate material, the substrate resistance, the resistance of the source 
and drain regions and their contacts. At high frequency the impedances of the capacitive 
components are comparable or even smaller than that of the resistive components that despite 
their distributive nature are represented by lumped elements in most models. The resistance of 
the drain and source regions are less important than the other two resistances and are most of the 
time omitted for simplicity. This chapter is mainly concerned with the effect of the gate and 
substrate resistances on the device operation at RF. The rest of the chapter is devoted to the 
discussion of some important parameters required for RF MOSFET modeling and to briefly 
introduce the scattering parameters.  
dsexC
Chapter 4 presents a radio-frequency (RF) small signal MOSFET model together with a 
simple parameter extraction algorithm. The intrinsic part of the proposed equivalent circuit (EC) 
is based on a first order non-quasi-static (NQS) formulation. The intrinsic and extrinsic 
components are extracted by performing Y-parameter analysis on the proposed model. Simple 
analytical expressions for extracting the effective gate-to-source and gate-to-drain channel 
resistances are developed for the first time. The distributed nature of the substrate resistance at 
high frequency is modeled using a novel lumped three-resistor T-network. Substrate signal 
coupling through the intrinsic body node and its effect on the output admittance are carefully 
examined. Simplified new expressions for the real and imaginary part of the output admittance 
are developed that prove essential in extracting the substrate related parameters. The physical 
validity of the model and the accuracy of the extraction method are verified by comparing Pspice 
simulation results of the EC to experimental data up to 10GHz. 
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2.0    QUASI VERSUS NON-QUASI-STATIC MODELING OF MOSFETS 
 
 
This chapter discusses the quasi-static (QS) and non-quasi-static (NQS) models 
and the underlying assumptions used in their development. In order to model the frequency 
response of a semiconductor device the charge storage effect should be considered. For this 
reason, the various charge components in the MOS transistor are briefly discussed and the 
source/drain charge partitioning is presented [1]. To gain more insight into the limitations of the 
quasi-static approach, the large-signal behavior of the transistor is examined using the Bsim3v3.1 
model [2]. Qualitatively, the QS formulation assumes that electrons travel along the channel with 
infinite speeds and hence ignores the finite time it takes them to cross the channel. The longer the 
channel is, the more time it takes the electron to travel from the source to the drain and the more 
the QS model will be in error. We introduce the non-quasi-static (NQS) formulation that divides 
the channel into sections, each being short enough to operate quasi-statically.  
 A small-signal quasi-static model for the intrinsic part of the transistor is briefly 
discussed [3-6]. The model uses five capacitances to simulate the behavior of the transistor in the 
mid-frequency range. In order to extend the region of validity of the model all capacitive effects 
have to be considered leading to an improved quasi-static model [7-9]. The failure of the quasi-
static models to predict the high frequency behavior of the transistor is examined and the small-
signal non-quasi static model is discussed. These small-signal circuits model the intrinsic part of 
5 
 the device. The impact of the extrinsic elements on the radio frequency operation of the transistor 
will be discussed in chapter 3. 
 
 
2.1    QUASI-STATIC MODELING (LARGE SIGNAL ANALYSIS) 
 
Most circuit applications involve using the MOSFET in dynamic operation where either a 
small or a large time-varying signal is applied to one of its terminals causing a dynamic change 
in the transistor charges. The change in the transistor charge is supplied from the outside 
circuitry through the “charging currents” [10] that exist only in dynamic operation. The intrinsic 
part of the device is included between the drain and the source diffusion regions and contains the 
inversion layer, the depletion region, the oxide, and the gate material as depicted in figure 1 in 
the dashed box. The intrinsic part of the transistor is responsible for the actual operation while 
the extrinsic components act as parasitics that will limit the frequency performance of the 
transistor. 
Three bias-dependent charge components are present in a MOS transistor namely the inversion, 
the bulk and the gate charges. The inversion charge is divided into a drain and source charges 
that are used to evaluate the source and drain charging currents and the corresponding node 
capacitances. The three charges are found by solving Poisson’s equation. A closed form 
analytical solution is possible for a one-dimensional case by imposing the gradual-channel 
approximation and by using the charge sheet approximation [11]. As the channel length is scaled 
down, the electric field along the channel becomes more significant. In this case, a two-
dimensional analysis is required. The channel is considered short if the effective channel length 
6 
 ( effL ) is not much larger than the sum of the drain and source depletion widths. Moreover, if the 
channel width is narrow, i.e. the width of the transistor is not much larger than the depletion 
region depth underneath the gate, the electric field along the width of the transistor is significant. 
Accounting for both short and narrow channel effects requires a three-dimensional numerical 
analysis [12-14] that gives accurate results, but fails to provide a simple computationally 
efficient model. A viable alternative consists of proposing empirical and semi-empirical 
approximations that yield simple equations that are reasonably accurate and computationally 
efficient [15], [16]. 
 
 
n + n +
Poly-Siliconn+
2SiO
 
 
Figure 1  Intrinsic part of the MOSFET is shown in the dashed box 
 
 
 
 
Until recently, most of the MOSFET models in Spice are based on the quasi-static 
assumption and are inadequate at high frequencies [7], [17-19]. In the quasi-static formulation 
(QS), the finite time it takes the channel charge to reach equilibrium when a time-varying voltage 
7 
 is applied is ignored. The channel charge is assumed to follow the signal with no delay and with 
no degradation in its absolute value. Obviously, this assumption leads to erroneous results if the 
frequency of the applied signal is of the order of the unity gain transition frequency ( Tf ) [20]. As 
will be seen later, Tf  is inversely proportional to the square of the effective channel length for 
long-channel devices. Hence, the shorter the channel is, the larger Tf  will be and the transistor 
can be successfully described by the quasi-static analysis. For digital applications, the quasi-
static model fails if the rise- or fall-time of the applied signal is less than or comparable to the 
channel transit time.  
The Bsim3v3.1 will be used to demonstrate the failure of the QS model in predicting the 
high frequency characteristics of the MOS transistor. The source/drain charge partitioning ratio 
can be set to the desired value by using the XPART parameter in Cadence. Existing charge 
partitioning ratios are 0/100, 50/50, and 40/60. They correspond to XPART = 1, 0.5, and 0 
respectively. The inversion layer charge is supplied from the voltages applied to the source and 
drain terminals. The 0/100 charge partitioning scheme assigns all the inversion layer charge to 
the source region. This partitioning scheme is commonly used by circuit designers to suppress 
unrealistic large drain current spikes during transient simulation [21]. Unfortunately, this non-
physical solution shifts the problem to the source terminal and should only be used when the 
source terminal is grounded. The 50/50 partitioning scheme assumes that the source and drain 
regions contribute equally to the total inversion charge. The 40/60 charge partitioning is the most 
physical and widely used scheme. It allocates the channel charge to the source and drain regions 
by assuming that the channel charge is linearly dependent on the distance along the channel [10]. 
Using Pspice simulation, the drain and source currents that the QS Bsim3v3.1 model predicts for 
a step input applied at the gate of an NMOS transistor will be investigated. To illustrate the 
8 
 difference between the three charge partitioning schemes, the simulation is conducted for 
XPART=0, 0.5, and 1. The effect of the rise time on the simulated currents will also be shown. 
Intuitively, the QS model will result in unrealistic terminal currents if the rise-time (fall-time) of 
the gate signal is small. The parameters used in the Bsim3v3.1 model are extracted from the 
0.35 mµ  TSMC CMOS process. The simulated MOS transistor has a channel length and width 
of 0.35 um and 20 um respectively. The XPART parameter is set to 0 (40/60 partitioning) in this 
experiment. An input step voltage with a rise-time of 10ps, 100ps and 1ns and a maximum value 
of 1v is applied at the gate. Using different rise times for a single pulse signal in Pspice is 
possible through the use of the parameter element. Consequently, both a parametetric and a 
transient analysis are needed. The drain terminal is tied to the supply voltage (3.3 volts) and the 
source and bulk terminals are tied to ground. This biasing setup ensures that the transistor stays 
in saturation even when the input signal reaches its maximum value of 1 v. During a transient, 
the drain (or source) current flows through the intrinsic and extrinsic capacitors of the device. In 
order to examine the drain and source currents of the intrinsic device, the extrinsic gate-to-source 
and gate-to-drain overlap capacitors denoted as CGSO and CGDO are set to zero.  
Figure 2 shows an initial large negative drain current when the rise time of the gate signal 
is 10ps. The drain current unrealistically decreases to -0.2 mA and then gradually increases and 
reaches its steady-state value of 1.1  around 10ps. This negative drain current is not observed 
in practice if the transistor is in the saturation region. In reality, the channel is depleted of 
electrons until the input reaches the threshold voltage which for this technology is 0.51 volts. At 
that time, electrons enter the channel through the source electrode and start their journey towards 
the drain. It is only when the electrons reach the drain electrode that the drain current can be 
observed. The QS formulation ignores this fact and assumes that the channel is instantaneously 
mA
9 
 charged to its equilibrium value and that the electrons move along the channel with infinite 
speed. Hence the QS approximation fails to determine the fine details of the current and breaks 
down if the input changes too fast. As the input signal is made slower (increase its rise-time) the 
negative drain current decreases and the QS model is more applicable. For a rise-time of 10ns, 
the drain current stays at zero for a delay time around 0.6ps and then increases gradually to its 
steady state. This is a more realistic result as explained above. Figures 3 and 4 show the 
simulated drain and source current for the three charge partitioning schemes and for a rise-time 
of 10ps. Although, the negative drain current spike is suppressed for XPART = 1, the source 
current shows the maximum negative spike for this partition since all the channel charge is 
allocated to the source terminal. 
 
Figure 2 Simulated turn-on drain current using the Bsim3v3.1 QS model 
10 
  
 
 
 
Figure 3 Simulated turn-on drain current using the Bsim3v3.1 QS model for the three 
charge partitioning schemes 
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Figure 4 Simulated turn-on source current using the Bsim3v3.1 QS model for the three 
charge partitioning schemes 
 
 
 
2.2    NON-QUASI STATIC MODELING (LARGE SIGNAL ANALYSIS) 
 
In the previous section we found that the quasi-static model breaks down if the input 
voltage changes too fast. To alleviate this problem the transistor can be divided into smaller 
sections, each section being small enough to be modeled quasi-statically. The higher the 
12 
 frequency of operation, the more sections will be needed and the shorter each section will be. 
Figure 5 illustrates this point.  
 
( ),i x dx t+( ),i x t
dx
L
Si Di
 
Figure 5 dividing the transistor into smaller sections along the its length is the key to NQS 
modeling 
 
 
The source and drain currents of each sub-transistor are usually different during transient to 
account for the inversion layer charge build up. Hence the current through each section is a 
function of time and position. First, we need to write the equations that govern the behavior of 
this collection of transistors: 
a)    The continuity equation: 
                                                          ( ) ( )', ,Ii x t q x tW
x t
∂ ∂=∂ ∂ ,                                                     (2-1) 
where  is the instantaneous inversion layer charge per unit area. (' ,Iq x t )
In steady state, the inversion layer charge is independent of time and hence the current is 
independent of position. 
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 b)    Inversion layer charge: 
                                     ( ) ( ) ( ) ( )' ', ,I ox GB FB s sq x t C v t V x t x tψ γ ψ ,⎡ ⎤= − − − −⎣ ⎦ ,                         (2-2) 
where,  is the oxide capacitance per unit area, 'oxC ( )GBv t  is the instantaneous gate-to-bulk 
voltage,  is the flat-band voltage, FBV γ  is the body coefficient, and ( ,s )x tψ  is the surface 
potential in the silicon material. 
c)    Current equation [9]: 
                                      ( ) ( ) ( ) ( )'' ,, , sI ,Itx t qi x t Wq x t Wt x
ψµ µ φ∂ ∂= − +∂ ∂
x t
,                               (2-3) 
where µ  is the mobility and tφ  is the thermal voltage. 
 Notice that the first term on the right hand side of the equation corresponds to the drift 
current while the second term represents the diffusion current. Equations (2-1), (2-2), and (2-3) 
contain three unknowns: , ( ),i x t ( ),s x tψ , and ( )' ,Iq x t . Solving these equations requires a set of 
initial and boundary conditions which primarily depend on the applied voltages. The 
mathematics involved in solving the above system can get tedious. In [1], every point along the 
channel was assumed to be strongly inverted which simplifies the analysis considerably. In 
strong inversion, the drift current dominates and the diffusion current can be ignored. Moreover, 
the surface potential ( ,s )x tψ  can be approximated by ( ) 0,CBv x t φ+ , where: 0 2 6F tφ φ= + φ  for 
uniformly doped silicon [9], and ( ),CBv x t  is the channel-to-bulk voltage at position x and at time 
t. In [22], an input step with zero rise time and amplitude (V) is applied to the gate of the 
transistor. The drain is biased at Vdd to insure operation in the saturation region at all times and 
the source and bulk terminals are grounded. In this setup ( )GBv t =V.  Numerical techniques have 
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 been adopted to solve equations (2-1, 2-2, and 2-3) [22]. The instantaneous drain and source 
current are calculated from  as follows: ( ,i x t )
                                                                   ( ) ( ),Di t i L t=                                                           (2-4) 
                                                                   ( ) ( )0,Si t i t= − .                                                       (2-5) 
The characteristic of the drain current is sketched in Figure 6 where dτ  is the delay time between 
the application of the input voltage and the flow of the drain current and 0τ  is the time at which 
the current reaches 98% of its steady state value.  
 
( )Di t
dτ 0τ  
Figure 6 Characteristic of the Drain current using NQS analysis resulting from applying a 
step input at the gate with zero rise-time 
 
 
At this point it is instructive to estimate the average time (τ ) it takes the electron to cross 
the entire channel at DC or steady-state conditions. In the strong-inversion saturation region the 
electron transit time can be calculated as follows [10]: 
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( )
( )
'
0
2'
2 43
31
2
ox GS TI
DS
ox GS T
WLC V VQ
WI C V V
L
τ τ
µ
−= = =
−
,                                 (2-6) 
where: 
                                                                 ( )
2
0
GS T
L
V V
τ µ= − .                                                      (2-7) 
Note that equation (2-6) ignores the electron velocity saturation associated with short channel 
devices and also neglects narrow channel effects that would otherwise make the equation more 
complicated. However, equation (2-6) is a good estimate of the channel carrier transit 
timeτ which is proportional to . The transit time decreases quadratically with scaling the 
channel.  This result makes scaling a very attractive feature of CMOS in addition to its low cost 
and its high density of integration. Obviously, the above derivation breaks down if carrier 
velocity saturation is present along the channel [22]. In this case, the expressions for the 
inversion layer charge ( ) and the dc current (
2L
IQ DSI ) will be different. In the extreme case where 
velocity saturation occurs along the whole channel the value of (τ ) can be calculated as: 
                                                                           
dsat
L
v
τ = .                                                          (2-8) 
In this case, the transit time (τ ) is linearly proportional to the channel length. In the case when 
velocity saturation span part of the channel, (τ ) will be proportional to Lα  where α  is between 
1 and 2. On the other hand, the value of the delay time dτ  was found to be [1]: 
                                                      00.38dτ τ≈ ,                                                              (2-9) 
 As seen from Figure 6, the drain current starts increasing at dτ , the time it takes the 
electron to reach the drain terminal and increases gradually to its steady state value. At 0τ , the 
drain current would have reached around 98% of its steady state value [1]. This picture of the 
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 drain current is a more realistic result than that obtained from the QS formulation which assumes 
that the channel will be filled with charge instantaneously at t=0 and that the drain current flows 
immediately and can be negative as seen in Figure 2. A more practical situation occurs when the 
input signal has a finite rise time [17, 23] rather than being the input step considered before. It 
has been shown that if the signal rise time is much smaller than 0τ , then the current delay time is 
given by equation (2-9). However, if the rise time is on the order of 0τ , the delay time if given 
by: 
                                                               0d Rtτ τ= .                                                          (2-10) 
Hence the delay time depends on the rise time. The faster the input changes (short rise time) the 
faster the drain current reacts (delay is reduced). This result can be explained as follows: as  is 
made smaller, the transistor will turn on sooner ( ) and the channel charge entering the 
source terminal will reach the drain in a shorter time. It has been shown that if the rise time of 
the input signal is larger than 20
Rt
GS TV V>
0τ , the numerical solution of (2-1), (2-2), and (2-3) gives 
roughly the same results as the quasi-static model. The above analysis has been performed 
considering a long-channel device. Short channel effects such as velocity saturation will change 
the picture. The extreme case is given by equation (2-8) when a step input is applied and is found 
to be much larger than the delay time predicted by the long-channel theory [17]. On the other 
hand, if the rise time of the input signal is much larger than the above limit and the carrier 
velocity did not saturate then the delay time is found to be less than that predicted by the long-
channel theory. 
 We have seen so far that the QS model breaks down if the input changes too fast 
compared to the channel transit time. We will find out later on that the small signal quasi-static 
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 model fails if the frequency of the input signal is on the order of the unity gain transition 
frequency ( )Tf . Interestingly, Tf  is on the order of the inverse of the channel transit time. 
Moreover, the channel length plays an important role in determining the validity of the QS model 
as seen from equations (2-7) and (2-8). 
 
 
2.3    A QUASI –STATIC MEDIUM FREQUENCY SMALL SIGNAL MODELING 
 
The small-signal model of the intrinsic part of the transistor at medium frequencies is 
shown in Figure 7. The small signal parameters ,  and  represent the gate 
transconductance, bulk transconductance, and output conductance respectively. These three 
elements model the transport portion of the drain-to-source current and can be evaluated as 
follows:  
mg mbg dsg
                                                                    ,DS BS
DS
m V
GS
Ig
V V
∂= ∂                                                   (2-11) 
                                                                    ,DS GS
DS
mb V V
BS
Ig
V
∂= ∂                                                  (2-12) 
                                                                    ,GS BS
DS
ds V V
DS
Ig
V
∂= ∂ .                                                (2-13) 
These small signal parameters are bias dependent and have different expressions for short and 
long channel devices [10]. These parameters depend on the slope or first-order derivative of the 
current equation thus presenting a major challenge in modeling MOS transistors for analog and 
RF applications. It has been shown [7] that although the DC drain current can be accurate, the 
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 error in predicting the drain-to-source conductance  may exceed 50%. Consider a small 
change in the gate-to-source voltage. Regardless of the pace of that change, the model in Figure 
7 predicts that a small signal drain current will flow instantaneously through the voltage-
controlled current source  and therefore the Quasi-static assumption is clearly implied by 
this model. 
dsg
m gsg v
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Figure 7 A medium frequency (QS) small-signal model [9] 
 
 
The presence of impact ionization, which is more pronounced in short channel devices, 
adds more components to the model. High electric fields along the channel of sub-micrometer 
devices can cause carrier velocity saturation. These high fields usually exist when the transistor 
19 
 is in the saturation region. Although the velocity of the electrons  saturate, their random kinetic 
energy continues to increase. Some of these carriers will have enough energy to cause impact 
ionization where an electron collides with the silicon lattice and generates an electron-hole pair. 
The drain absorbs the generated electrons and the holes drift towards the substrate terminal 
resulting in a drain-to-bulk current [24]. The transistor is then said to be in weak avalanche. In 
general, the drain current contains two components and is given by: 
                                                                    D DS DBI I I= + ,                                                      (2-14) 
where DSI  and DBI  are the drain-to-source and drain-to-bulk currents respectively. It should be 
mentioned that the drain-to-bulk current is usually several orders of magnitude smaller that DSI  
when the device is operated nominally. Figure 8 shows a small-signal model including the drain 
to bulk path that has been accounted for through two dependent current sources ,  and 
the drain-to-bulk conductance [10]. The contribution of the current sources to the total 
current is negligible and they can be omitted from the model with no loss in accuracy. The drain-
to-bulk conductance on the other hand can impact the output conductance, , of the transistor 
[26] defined as: 
bg gbg v bs sbg v
bdg
og
                                                                ,GS BS
D
o V
DS
Ig
V V
∂= ∂ .                                                     (2-15) 
Using equation (2-14): 
                                                 , ,GS BS GS BS
DS DB
o V V V V sd
DS DS
I Ig
V V bd
g g∂ ∂= + =∂ ∂ + .                             (2-16) 
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Figure 8 A medium frequency small signal model including the drain to bulk path 
 
 
The intrinsic gain of the MOS transistor is inversely proportional to the output 
conductance and is given by . Hence large output conductance is undesirable for getting 
high gain. So far we considered the output conductance of the intrinsic transistor which is given 
by (2-16). CMOS chips are fabricated on resistive substrates. The effect of the substrate 
resistance on the high frequency performance of the transistor will be discussed later. For the 
time being suppose that the substrate resistance can be represented by a single resistor
1
om
g g−
subR  
connected between the intrinsic and extrinsic body nodes. With the help of the bulk 
transconductance , the output conductance of the transistor can be shown to be [26]: mbg
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                                                         o ds mb sub db bdg g g R g g≈ + + .                                              (2-17) 
The middle term in the above equation can be explained qualitatively as follows. An increase in 
the drain-to-source voltage will cause an increase in DBI . The latter flows through subR  and 
increase the intrinsic bulk-to-source voltage  by and amount equal tobsv DB subdI R . Due to this 
effect the total drain current will increase by . Hence the increase in the output 
conductance due to 
mb DB subg dI R
subR  will be: 
                                           DS mb DB sub mb sub bd
DS DS
dI g dI R g R g
dV dV
= = .                                     (2-18) 
 Impact ionization can increase the output admittance by an order of magnitude [25] and 
thus it is crucial to include  in the small-signal model. The capacitances Cgs and Cgd model 
the charging or capacitive effect of the source and drain regions on the gate terminal. Consider 
an experiment where the drain, gate, and bulk terminals are shorted (ac-wise) and the source 
potential is increased by an amount . Since the transistor is assumed to be in strong inversion, 
the surface potential,
bdg
sv∆
sψ , will increase proportionally to the increase in sv . This in turn will cause 
a decrease in the potential across the oxide ( )G sV ψ− and hence, a decrease in the gate charge 
( gQ∆ < 0). Considering small-signal operation, this decrease is proportional to the increase in the 
source potential and the constant of proportionality is represented by Cgs. Notice that Cgs 
models the capacitive effect of the source on the gate which might be different from the 
capacitive effect of the gate on the source as will be discussed when the complete quasi-static 
model is introduced. Similar arguments apply for the other four capacitances in Figure 7. The 
five capacitances can be evaluated at the bias point by simply taking the partial derivative of the 
charge with respect to voltage: 
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∂= − ∂ .                                                  (2-23) 
Two assumptions are inherent in the structure of the model presented in figure 7. First, 
this model assumes quasi-static operation as mentioned earlier. Second, the capacitive effects of 
the four terminals on each other were not completely accounted for. It has been shown that for 
critical applications this model will give satisfactory results if the operating frequency ( )w  is 
less than , where  is defined as [10]: 00.1w 0w
                                                        ( )0 2GS TV Vw L
µ −= .                                                (2-24) 
It is instructive to note that the model fails at high frequency not because of the values of 
the small signal parameters but because of the nature of the model itself. In order to explain 
qualitatively the upper region of validity noted in (2-24) we need to revisit the assumptions 
behind the QS approximation. This formulation assumes that the inversion layer charge and 
hence the current respond instantaneously to the applied voltage. In other words, there is no 
delay between the cause (a change in a terminal voltage) and the effect (a change in the current). 
We know by now that this assumption breaks down at high frequencies since there is a non- zero 
delay. A delay in the time domain corresponds to a phase shift in the frequency domain. As a 
23 
 matter of fact, the objective of a non-quasi-static model is to capture this phase shift (delay) in 
the drain current as well be seen later. It has been shown [8] that the phase shift in the drain 
current in response to a variation in the gate-to-source voltage for a non-quasi-static model starts 
around a frequency . Interestingly,  can be expressed as: 00.1w = w 0w
                                                               0
1
o
w τ= ,                                                        (2-25) 
where oτ  is given by equation (2-7). This is another clear indication of the direct correlation 
between channel transit time and the frequency at which the quasi-static model breaks down. 
 
 
2.4    A COMPLETE QUASI-STATIC SMALL SIGNAL MODEL 
 
It was mentioned in section 2.3 that in order to extend the validity of the model in figure 7, 
the capacitive effect of every terminal on the other has to be considered. This leads to a complete 
quasi-static model. In this section, we will briefly discuss the development of the model. The 
terminal currents in an MOS transistor can be decomposed into two parts: charging currents and 
transport or conductive currents. Three elements are needed to model the small signal transport 
phenomenon along the channel and were shown in Figure 7 as the two dependent current 
sources ,  and the drain-to-source conductance . The transport currents measure the 
change (an increase or a decrease) in the drain-to-source current in the long run i.e. at steady 
state. The charging currents (capacitive currents) on the other hand are transient currents that 
exist only when the terminal voltages are varying with time and are responsible for changing the 
charge corresponding to each terminal. The four terminal currents (charging and transport) are 
m gsg v mb bsg v dsg
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 defined as entering the device. The four charging currents entering the transistor can be written 
as follows: 
                                          ( ) ( ) ( ) ( ) ( )( ), , ,D D G B Sdch q v t v t v t v ti t t
∂= ∂                                (2-26) 
                                          ( ) ( ) ( ) ( ) ( )( ), , ,S D G B Ssch q v t v t v t v ti t t
∂= ∂                                  (2-27)  
                                          ( ) ( ) ( ) ( ) ( )( ), , ,G D G B Sg q v t v t v t v ti t t
∂= ∂                                    (2-28) 
                                          ( ) ( ) ( ) ( ) ( )( ), , ,B D G B Sb q v t v t v t v ti t t
∂= ∂ ,                                  (2-29)  
where Dq , , , and  are the drain, source, gate, and bulk charges respectively. The 
currents in the above equations add up to zero by applying KCL. Hence knowing three of the 
above currents is enough to model the charging mechanism. In a source referenced model it is 
convenient to consider the drain, gate and bulk charging currents. Since the MOS transistor has 
four terminals, equations (2-26) to (2-29) can be written in terms of sixteen dependent capacitors 
[10]. It turns out that only nine independent capacitors are needed to completely describe the 
charging mechanism. The three independent charging currents are expressed as follows: 
Sq Gq Bq
                                            ( ) gsds bsdch dd dg dbdvdv dvi t C C Cdt dt dt= − −                                    (2-30) 
                                            ( ) gsds bsg gd gg gbdvdv dvi t C C Cdt dt dt= − + −                                   (2-31) 
                                            ( ) gsds bsb bd bg bbdvdv dvi t C C Cdt dt dt= − − + .                                  (2-32) 
It is instructive not to think of the above capacitors as “parallel plate” capacitors. In general, 
these capacitors are defined as follows:  
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x
qC
v
∂= + ,                                             (2-34) 
where  represents the capacitive effect of node xyC y  on node , and   models the capacitive 
effect of node  on itself. The algebraic signs in the above equations have been defined as such 
for convenience. This choice will lead to positive capacitance values. Note that if the terminal 
voltages are independent of time (constant), the charging currents drop to zero as obvious from 
equation (2-30), (2-31), and (2-32). Many small-signal circuits can be constructed to represent 
these equations. However, it would be more attractive if we can arrange the current equations so 
that the resulting circuit resembles that in figure 7 albeit with some added elements. We will go 
over the development of a more useful representation of the drain charging current since it is not 
included in [10]. It can be shown from the indefinite admittance matrix that the capacitance  
can be expressed as: 
x xxC
x
ddC
                                                          dd gd bd sdC C C C= + + .                                               (2-35) 
Substituting equation (2-35) in (2-30), one gets: 
                     ( ) ( ) gsds bsdch gd bd sd dg dbdvdv dvi t C C C C Cdt dt dt= + + − −  
                              
( ) ( )dg gs gsdb bs ds bs
gd bd sd dg db
d v v dvd v v dv dvC C C C C
dt dt dt dt dt
+ += + + − −  
                            dg gsds db bssd gd bd mb m
dv dvdv dv dvC C C C C
dt dt dt dt dt
= + + − − ,                          (2-36) 
where: 
                                                           m dg gC C C d= −                                                         (2-37) 
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                                                            mb db bdC C C= − .                                                       (2-38) 
Equations (2-31) and (2-32) can be rearranged in the same manner. The resulting expressions for 
the drain, gate, and bulk charging currents are as follows: 
                              ( ) dg gsds db bsdch sd gd bd mb mdv dvdv dv dvi t C C C C Cdt dt dt dt dt= + + − −                 (2-39) 
                              ( ) gd gbg gd gb gsdv dv dvi t C C Cdt dt dt= + + gs                                                   (2-40)  
                              ( ) bg gbbd bsb bd gb mx bsdv dvdv dvi t C C C Cdt dt dt dt= + − + ,                                 (2-41) 
where:  
                                                            mx bg gbC C C= − .                                                      (2-42) 
The charging currents given by equations (2-39), (2-40), and (2-41) can be easily represented 
by an equivalent circuit. The total terminal current is the sum of a charging and a transport 
component. The complete quasi-static model is depicted in Figure 9. This model can be viewed 
as an extension of the model presented in figure 7 with the addition of four elements that have 
resulted from considering the complete charging mechanism. These four elements are: 
1. The source to drain capacitance: sdC . 
2. The trans-capacitance current source: gsm
dv
C
dt
. 
3. The bulk trans-capacitance current source: bsmb
dvC
dt
. 
4. The gate-to-bulk trans-capacitance current source:  gbmx
dv
C
dt
. 
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Figure 9 A complete Quasi-static small signal model 
 
 
 
It is interesting to examine the response of this model to medium frequency signals. At 
sufficiently low frequencies, the currents due to the dependent sources ( gsm
dv
C
dt
 and bsmb
dvC
dt
) 
will be small compared to the drain transport currents produced by the  and  current 
sources. Consequently, these two elements can be neglected. Moreover, at low frequencies the 
source-to-drain capacitance 
m gsg v mb bsg v
sdC  can be neglected since its charging current will be much smaller 
than the transport current conducted by sdg . Finally, in the strong inversion region, the trans-
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 capacitance  is very small and its contribution to the overall charging currents is negligible 
[10]. Hence the complete quasi-static model in Figure 9 simplifies to that in Figure 7 at medium 
frequencies. The effect of each terminal on the other is not generally symmetric. Intuitively, the 
symmetry exits only when the transistor is in strong inversion with the DC drain-to-source 
voltage set to zero. At this bias condition the trans-capacitors reduce to zero. However, in the 
saturation region, the device is not symmetric anymore and the trans-capacitors play an 
important role in the model. To show the asymmetric property, consider an experiment where the 
drain, source, and bulk terminals are ac shorted and the effect of the gate on the drain current is 
to be examined. From Figure 9, it is easy to show that the drain current is given by: 
mxC
                                             0d s b
g g
d v v v m g gd m
dv dv
i g v C C
dt dt= = =
= − −  
                                                              ( )g gm g gd dg gddv dvg v C C Cdt dt= − − −  
                                                              gm g dg
dv
g v C
dt
= − .                                                       (2-43) 
Notice that the gate terminal affects the drain current, , through a transport component equal to 
 and a charging component
di
m gg v
g
dg
dv
C
dt
. The capacitive effect of the gate on the drain which is 
represented by  and is completely different from the capacitive effect of the drain on the gate 
symbolically represented by
dgC
gdC . As a matter of fact, the latter effect is approximately zero in the 
saturation region since at this bias point the channel end at the drain terminal is pinched-off and 
the drain has no control whatsoever on the device charges or current (ignoring channel length 
modulation and two-dimensional charge sharing effects). It is instructive to note from equation 
(2-43) that the capacitive effect of the gate on the drain tends to decrease the drain current from 
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 its transport value if the gate voltage is increasing with time. This unexpected behavior can be 
explained as follows. Increasing the gate voltage will demand an increase in the inversion layer 
charge density. To accommodate this increase, the number of electrons per unit time entering the 
source terminal increases above its steady state rate while the rate of electrons leaving the drain 
terminal decreases from its steady state. Hence the total drain current (entering the device) 
decreases due to this action. It is instructive to compare this charging action to that obtained in 
the analysis done in section 2.2.1 where the large signal drain current was examined under the 
quasi-static approximation. The unrealistic negative drain current show in Figure 2 can be 
compared to the negative charging effect described above. 
 
Now consider applying a small signal drain voltage while ac shorting the gate, source, 
and bulk terminals. The gate current in this configuration will simply be: 
                                                                 dg gd
dvi C
dt
= − .                                                         (2-44) 
It is clear from equations (2-43) and (2-44) that the effect of the drain and the gate terminals on 
each other is very different.  
For long channel devices, the capacitance sdC  has a negative value in the linear region 
and goes to zero in the saturation region [10]. This behavior can be explained qualitatively as 
follows: Increasing the drain voltage when the transistor operates in the linear region will 
decrease the inversion layer charge. Consequently, the fraction of this charge allocated to the 
source terminal will decrease. Since the charge in our case is composed of electrons, the change 
in the source charge is positive ( ). Using the capacitance definition in equation (2-33), a 
negative source to drain capacitance will result. In the saturation region, the drain has a very 
0sQ∆ >
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 negligible control on the device charges resulting in a zero drain-to-source capacitance. This 
analysis is in agreement with measurements [1]. 
Augmenting the model of figure 7 with the four capacitances , , ,sd m mbC C C  and  
extends the limit of validity of the QS model to high frequencies. However, the improvement 
depends on the region of operation for the transistor and on the terminals being considered. For 
instance, the drain-to-source capacitance 
mxC
sdC  is maximum when the drain to source bias DSV  is 
zero while it drops to zero in the saturation region as mentioned above. Therefore, it is at DSV =0 
where the error between the two models of Figure 7 and Figure 9 is maximum with respect to the 
drain-to-source action. On the other hand, the trans-capacitance  is maximum in the 
saturation region and goes to zero when the transistor operates in the linear region. Hence, it is in 
the saturation region that the two models differ as far as the gate-to-drain action is concerned. 
Since the transistor operates in saturation for analog and RF applications, the complete Quasi-
static model in Figure 9 extends the region of validity for the model in Figure 7 through the use 
of the trans-capacitance. It has been shown that this model although based on the quasi-static 
assumption will predict the device response to time varying signals up to about 
mC
0
3
w  where  
is defined in (2-24) [4]. It should be mentioned that although this model extends the region of 
validity, it can still give physically unacceptable results worse than that of the model in Figure 7 
if this region is exceeded. We will now elaborate more on this point. We found out that the drain 
current resulting from applying a gate voltage can be expressed as in equation (2-43) and 
repeated here in the frequency domain: 
0w
                                                       0d s bd v v v m g dg gi g v jw= = = = − C v .                                           (2-45)  
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 The drain current expression in the above equation contains a right-half-plane zero! which can be 
evaluated by setting the expression of the drain current to zero, yielding: 
                                                                         mz
dg
gw
C
= .                                                        (2-46) 
Hence beyond this frequency, the drain current, as predicted by the complete quasi-static model 
increases. This is physically unacceptable and is clearly false. To show this effect graphically we 
again use the Bsim3v3.1 complete QS model. The circuit shown in Figure 10 is a single 
transistor having a width of 20 mµ  and channel length of 1 mµ . The gate-to-source voltage is set 
to 1V (to ensure strong inversion) and the drain voltage is 3.3 V keeping the device in saturation. 
For the given bias condition and device dimensions, the DC analysis using Pspice shows that 
 and . Using equation (2-46), the right hand plane zero was found to be 
around 34.7 GHz. To prove that this zero indeed exists in the drain current of the Bsim3v3.1 
complete QS model, an AC signal of 1mv amplitude is superimposed on the DC gate voltage and 
the frequency was swept from 0 to 50 GHz. The circuit schematic and the magnitude of the ac 
drain current are shown in Figures 10 and 11 respectively. Notice that the drain current increases 
with frequency and that the 3-dB frequency is around 34.27 GHz confirming the theoretical 
calculations. Also note that the small signal drain current at the lower end of the spectrum is 
equal to its transport value: 
1.2mg m= S fF5.49dgC =
                                                              1.2d DC m gi g v Aµ= = .                                                (2-47) 
Since the gate transconductance  is inversely proportional to the gate length and  is 
directly proportional to L, equation (2-46) indicates that the location of  is inversely 
proportional to . Consequently, the problem of the zero becomes more severe for long channel 
devices.   
mg dgC
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Figure 10 Circuit schematic used to simulate the frequency response of the drain current 
for the Bsim3v3.1 complete QS model 
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Figure 11 The magnitude response of the ac drain current generated by the Bsim3v3.1 
complete QS model  
 
 
2.5    Y-PARAMETER MODELING 
 
Y-parameters are frequently used in the design of high frequency circuits because they 
are easy to derive from the S-parameters and are also useful in the computer analysis of circuits. 
For example, the overall y-parameters of two-port networks connected in parallel is simply the 
summation of the individual y-parameters of each network. Whether the transistor is a HEMT, 
BJT, MESFET, or a MOS transistor the y-parameter model is independent of the physics of the 
transistor and takes a general form that can be applied to any three or four terminal structure. 
Actually the transistor can be looked at as a black box with the given terminals. Since the MOS 
transistor is a four terminal device we will present the y-parameter of a four terminal structure. 
The model will prove helpful in developing the small-signal non-quasi-static model. The 
derivation of the model will be briefly presented. Consider an MOS transistor that is driven by dc 
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 and small-signal voltages at each terminal. For convenience, the small-signal voltages are 
assumed to be sinusoidal and to have the same angular frequency. At steady state, the resulting 
currents will also be sinusoidal and of the same frequency. To simplify the analysis, the phasor 
representation of each small-signal voltage or current is used. The small signal equivalent circuit 
of the transistor driven by the phasor voltages is shown in Figure 12. 
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Figure 12 A setup for deriving the Y-parameter model 
 
 
 
It is straightforward to show that the following three independent equations are needed to 
characterize the behavior of the transistor: 
                                        d gd dg sd ds bd db m gs mb bsI y V y V y V y V y V= − − − + +                                         (2-48) 
                                        g gd gd gb gb gs gsI y V y V y V= − − −                                                                  (2-49) 
                                       b bd bd gb bg mx gb bs bsI y V y V y V y V= − − + −                                                      (2-50) 
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 where:  
                                                         m dg gy y y d= −                                                                         (2-51) 
                                                         mb db bdy y y= −                                                                        (2-52) 
                                                         mx bg gby y y= − ,                                                                      (2-53) 
and:  
                                                          0,z
x
xy V z y
y
Iy
V = ≠
∂= ∂ .                                                                (2-54) 
Equations (2-48), (2-49), and (2-50) can be represented by the equivalent circuit as shown in Figure 
13 and can be verified by writing Kirchhoff’s current law equations for the drain, gate, and bulk 
terminals. It is instructive to compare the y-parameter model to that in Figure 9. Actually, the latter 
is a special case of the former. By comparing the two figures, the small signal y-parameters can be 
expressed as: 
                                                                gdy jwCgd− =                                                                (2-55a) 
                                                                gsy jwCgs− =                                                                 (2-55b) 
                                                              bd bdy jwC− =                                                                  (2-55c) 
                                                              bs bsy jwC− =                                                                   (2-55d) 
                                                              gby jwCgb− =                                                                  (2-55e) 
                                                              sd sd sy g jwC d− = +                                                          (2-55f) 
                                                              m my g jwCm= −                                                              (2-55g) 
                                                              mb mb mby g jwC= −                                                           (2-55h) 
                                                              mx mxy jwC= − .                                                                (2-55i) 
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Figure 13 Y-parameter model 
 
 
 
Notice that all the y-parameters in equation (2-55) have imaginary parts that vary linearly 
with frequency. As a matter of fact, the capacitance values can be determined experimentally as 
the constant of proportionality in the imaginary part of the measured admittance [1]. Moreover, 
the three y-parameters  and , ,m mby y sdy−  have a constant, real, positive part independent of 
frequency. The above observations hold true as long as the angular frequency  is less than 
 where  is defined in equation (2-24) [1]. As the frequency increases above that limit, 
the behavior is found to be different from what is predicted above. We know now that this is true 
w
0 / 3w 0w
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 because the model of Figure 9 is based on the quasi-static assumption which is not adequate to 
predict the behavior of the MOS transistor at high frequencies. For example, it will be shown 
later that both the real and imaginary part of  decrease in magnitude with frequency and that -my
gsy  will not be purely imaginary (capacitive) but will have a nonzero real part. This observation 
can be explained by developing a non-quasi-static model which is the topic of the following 
section. 
 
2.6    A SMALL SIGNAL NON-QAUSI STATIC MODEL 
 
Without embarking on a detailed derivation of the small signal non-quasi-static model let 
us anticipate the results qualitatively. The NQS large signal analysis of the MOS transistor was 
described in section 2.2. It was found out that if the rise time of the gate signal is much smaller 
than the channel transit time, there will be a non zero delay between the cause (an increase in the 
gate voltage) and the effect ( an increase in the drain current). However if the rise time is greater 
than 020τ (a slow signal), the quasi-static model yields accurate results and can be used with 
minimum error. A similar behavior is observed in the small-signal domain where the 
corresponding figure of merit is . Consider the experiment where the charging effect of the 
source on the gate was examined. This effect was represented by a capacitor
0w
gsC . This implies 
that this charging mechanism is instantaneous in that the channel charge responded to the 
increase in the source voltage with no delay and the gate charge changed correspondingly. In 
other words, the electrons are assumed to have an infinite velocity. At high frequencies this is not 
true. If the source voltage is varying fast, then the finite time it takes the inversion layer charge to 
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 respond to this variation has to be considered. This finite time results from the fact that electrons 
indeed move with a finite speed in the channel. We will now relate the speed of the electron to 
the channel resistivity. Assuming no velocity saturation, the velocity of the electron in the 
inversion layer can be expressed as: 
                                                              1d nv E qn
µ Eρ= ≈
ur ur
                                                     (2-56) 
 where E
ur
 is the electric field along the channel, n is the number of electrons per unit volume in 
the inversion layer, and ρ  is the channel resistivity. Assuming that the electrons respond with 
infinite velocity is equivalent to assume that the channel resistivity is zero as can be seen from 
equation (2-56). Hence it can be concluded that the quasi-static formulation ignores the effect of 
the channel resistance on the frequency response. At high frequency, this resistance is distributed 
along the channel and forms a bias dependent distributed RC network with the oxide capacitance 
as depicted in Figure 14. 
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Figure 14 The oxide capacitance and channel resistance form a distributed RC network 
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The equivalent circuit or path between the source and the gate is therefore not purely 
capacitive, as predicted by the QS formulation, but should also have a resistive component. As a 
matter of fact the QS model unrealistically ignores the distributed channel resistance and split the 
gate capacitance between the source and drain terminals as seen from the small signal quasi-
static models in Figures 7 and 9. The inversion layer charge density depends on the surface 
potential at the silicon silicon-dioxide interface with respect to the bulk. In strong inversion, the 
surface potential is approximately equal to: 
                                                     ( ) ( ), , 6s CB tx t v x tψ φ≈ + .                                                    (2-57) 
The distributed nature of the channel resistance which is capacitively coupled to the gate through 
the oxide capacitance will indeed model the finite time it takes for the surface potential to reach 
its steady state when the terminal voltages change fast. Modeling the channel gate path as an 
infinite distributed RC network is almost identical to dividing the MOS transistor along its 
channel length into infinitesimally small sections as was done in section 2.2. From the above 
analysis it is clear that the inversion layer charge will not respond instantaneously and the delay 
will be captured by including the effect of the channel resistance in the model. A first order 
approximation would be to model the gate to source path by a capacitor in series with a 
resistance. Obviously this resistance should be proportional to the channel resistance with the 
constant of proportionality being less than unity. Referring to the y-parameter model, this 
indicates that the admittance gsy−  contains a constant, real positive component proportional to 
the channel resistance in series with gsC . Note that this admittance models the charging effect of 
the source on the gate terminal and the presence of the resistance indicates that the change in the 
charge on the capacitor plates is not instantaneous but lags behind its cause (change in source 
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 potential). Non-quasi static effects can significantly influence the behavior of both short- and 
long- channel devices as verified experimentally [27]. The same analysis applies for the 
equivalent circuit between any two terminals that are connected through channel resistance like 
the drain-to-bulk, gate-to-drain paths, etc. 
It is also instructive to note that as the frequency increases, the inversion layer charge is 
affected both in its magnitude and phase. Obviously, the magnitude of the charge will be smaller 
than that predicted by the QS formulation since it will not have enough time to reach the steady 
state value and the delay is modeled by a negative phase shift. One way to model the transistor at 
frequencies where the QS formulation is no longer valid is to divide the transistor into 
infinitesimally small sections, each section being small enough to be modeled quasi-statically as 
was done in section 2.2. The only difference here is in the terminal voltages. The transistor is 
first biased in the strong inversion region. The analysis requires determining the magnitude and 
phase of the small-signal terminal currents in response to small-signal voltages applied at the 
transistor terminals. The mathematical details will not be shown here. The reader is referred to 
literature for more information [8], [28], [29]. We are in particular interested in the resulting 
expressions of the admittances in the y-parameter model shown in Figure 13 which can generally 
be expressed in the following form: 
                                                                   ( )( )klkl
N w
y
D w
= ,                                                        (2-58) 
where,  and ( )klN w ( )D w  are expressed as infinite series in , namely: jw
                                                   ( ) ( ) ( )21 2 ...kl klo kl klN w n jw n jw n= + + +                                (2-59) 
                                                   ( ) ( ) ( )21 2 ...oD w d jw d jw d= + + +                                       (2-60) 
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 The coefficients in these infinite series up to second order as well as for  where 
 are given in Appendix N Ref. [10]. Using these coefficients, the expressions for 
all the parameters in the model of Figure 13 can be computed using equation (2-58) to any 
desired accuracy by keeping an appropriate number of terms in the infinite series. In order to 
compare the NQS model with the complete and incomplete Quasi-static models in Figure 7 and 
Figure 9 respectively, the y-parameters can expressed in the following convenient form [10]: 
( )klN w
( , , ,k l d g b= )
                                                       2
1
1 ...
1 .gs gs
jwy jwC
jw ..
τ
τ
+ +− = + +                                               (2-61a) 
                                                       2
1
1 ...
1 ...bs bs
jwy jwC
jw
τ
τ
+ +− = + +                                                (2-61b) 
                                                       3
1
1 ...
1 ...gd gd
jwy jwC
jw
τ
τ
+ +− = + +                                               (2-61c) 
                                                       3
1
1
1 ...bd bd
jwy jwC
jw
...τ
τ
+ +− = + +                                               (2-61d) 
                                                       
( )
( )
2
, 4
1
...
1 ...
gb sat
gb gb
jw C
y jwC
jw
τ
τ
+− = + + +                                   (2-61e) 
                                                       
11 .
sd
sd
gy
jwτ− = ..+ +                                                           (2-61f) 
                                                       
11 ...
m
m
gy
jwτ= + +                                                             (2-61g) 
                                                       
11 .
mb
mb
gy
jwτ= ..+ +                                                            (2-61h) 
                                                       0mxy =                                                                             (2-61i) 
where 1 2 3, , ,τ τ τ  and 4τ  are bias dependent time-constants inversely proportional to . In the 
saturation region, these parameters can be expressed as [10]: 
0w
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                                                              1
0
4 1
15 w
τ =                                                                  (2-62a) 
                                                              2
0
2 1
15 w
τ =                                                                 (2-62b) 
                                                               3
0
5 1
30 w
τ =                                                               (2-62c) 
                                                               4
0
4 1
15 w
τ = .                                                              (2-62d) 
At very low frequencies and in particular when 0ww << , the y-parameters in equation (2-
61) simplify to: gs gsy jwC bs bsy jwC− ≈ , − ≈ , gd gdy jwC− ≈ , gb gy jwC b sd sdy g− =, − ≈ , 
, . Hence the NQS model simplifies to that in Figure 7 for very low frequencies. 
In order to compare the NQS model with that in Figure 9 we will now consider a simplified first 
order NQS model. Consider the gate-to-drain admittance. If the frequency of operation is such 
that
m my g= 0mxy =
13 <<τw , then equation (2-61c) can be expressed as: 
                                                  ( )( )1 3
1
1 1gd gd
y jwC
jw jwτ τ− ≈ + −   
                                                           ( )1 3
1
1gd
jwC
jw τ τ≈ + −                                                 (2-63) 
where the high-order terms are neglected for simplicity. The three parameters 
 can be arranged in the same manner.  The higher order terms are neglected 
in the y- parameters of equations (2-61eÆ 2-61g). The first order y-parameters can then be 
expressed as: 
, ,  and bs bd gsy y y− − −
                                                              ( )1 21
gs
gs
jwC
y
jw τ τ− ≈ + −                                               (2-64a) 
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                                                                ( )1 21
bs
bs
jwCy
jw τ τ− ≈ + −                                              (2-64b) 
                                                               ( )1 31
gd
gd
jwC
y
jw τ τ− ≈ + −                                              (2-64c) 
                                                              ( )1 31
bd
bd
jwCy
jw τ τ− ≈ + −                                               (2-64d) 
                                                              gby jwCgb− ≈                                                            (2-64e) 
                                                              
11
sd
sd
gy
jwτ− ≈ +                                                          (2-64f) 
                                                              
11
m
m
gy
jwτ≈ +                                                            (2-64g) 
                                                             
11
mb
mb
gy
jwτ= +                                                            (2-64h) 
                                                             0mxy =                                                                        (2-64i) 
Given that we expect qualitatively that the equivalent circuit between any two nodes should 
contain a resistive component, the form of the y-parameters in equations (2-64a Æ 2-64d) is 
appealing. The equations can be modeled by this resistance in series with a capacitor. Consider 
for example the admittance gdy−  between the gate and the drain terminals. Figure 15 shows a 
simple RC circuit that models this admittance. It is easy to show that the gate-to-drain resistance 
is equal to: 
                                                                     1 3gd
gd
R
C
τ τ−= .                                                       (2-65) 
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Figure 15 A first order NQS gate-to-drain equivalent circuit 
 
 
Following the same approach, equations (2-64-a), (2-64-b), and (2-64-d) resulting from a first 
order NQS analysis can be represented by a similar circuit, where: 
                                                                     1 3bd
bd
R
C
τ τ−=                                                         (2-66) 
                                                                     1 2gs
gs
R
C
τ τ−=                                                         (2-67) 
                                                                     1 2bs
bs
R
C
τ τ−=                                                         (2-68) 
It is straight forward to prove that sdy−  can be realized by a resistance 1
sdg
 in series with an 
inductor sdL  such that: 
                                                                     1sd
sd
L
g
τ=                                                              (2-69) 
To summarize, we have managed starting from Figure 13 and using a first order analysis 
to derive a first order non-quasi-static model shown in Figure 16. The need to include a 
resistance in series with each capacitor between each two nodes of the transistor was explained at 
the beginning of this section (2.4.1). In general, all capacitors in the small-signal models are 
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 proportional to the oxide capacitance . Moreover, the time constantsoxC iτ , are inversely 
proportional to  introduced in section 2.3.1 and repeated here for convenience: ow
                                               ( )2GS To V Vw L
µ −=                                                        (2-70) 
Consequently, the four resistances in the NQS model will be proportional to: 
                        ( ) ( )TGSoxoxTGSoxbsbdgdgs VVL
WCWLCVV
L
WLCw
R
−
∝−∝∝ ''
2
'
0
,,,
11
µµ
                (2-71) 
For long channel devices and in the absence of velocity saturation, it is easy to show that the gate 
transconductance  can be expressed as:    mg
                                                          = mg ('ox GS TWC V V )Lµ −                                                  (2-72) 
which ultimately means that the four resistances are inversely proportional to the gate 
transconductance as follows from equation (2-71). As a matter of fact, it can be shown that the 
gate-to-source resistance ( gsR ) for a long channel transistor biased in the strong inversion 
saturation region to be equal to 15 mg
 [10]. But, it was mentioned before that these resistances 
should be proportional to the channel resistance. To overcome this quandary, we will derive an 
expression for the channel resistance when the transistor is biased in the strong inversion region. 
In strong inversion, the drain current is dominated by the drift component and can be written as: 
                                            ( )' CBDS I dV xI WQ dxµ= −                                                   (2-73) 
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Figure 16 A first order Non-quasi-static model 
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 A small element of the channel of length , has a resistance  which can be expressed as:   dx dR
                                         ( ) ' ( )CBDS I
dV x dxdR
I WQ xµ
−= =                                                (2-74) 
In general the inversion layer charge per unit area ( ) varies along the channel 
length and decreases in absolute value going from the source to the drain. Expressing  is 
not an easy task. We will therefore consider the case when the transistor is in the strong non-
saturation region in particular with 
' ( )IQ x
' ( )IQ x
DSV =0V. At this bias point, the inversion layer charge per 
unit area is uniform along the channel, and can be written as: 
                                                ( )' 'I ox GS TQ C V V= −                                                     (2-75) 
The channel resistance will also be uniform along the channel. Integrating equation (2-74) along 
the channel length, it is straightforward to show that: 
                                             
( )'
1
ch
ox GS T
R W C V V
L
µ
=
−
                                             (2-76) 
which is nothing but the inverse of the gate transconductance  given in equation (2-72). At 
high frequency, this resistance is distributed along the channel and forms a bias dependent RC 
network with the gate capacitance. It is instructive to note that the channel resistance is bias 
dependent as seen from equation (2-76). It can therefore be concluded that the input impedance 
of an MOS transistor is not purely capacitive as predicted by the small signal QS models but that 
it contains a resistive component that is bias dependent. In addition to the channel resistance, a 
distribute gate resistance along the channel resulting from the finite resistivity of the polysilicon 
gate material will also affect the input impedance as well as other device parameters as will be 
seen in Chapter 3. 
mg
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 The presence of the inductor sdL  in Figure 16 should not be surprising. A key property 
for the inductor is that the current flowing through it cannot change instantaneously. Recall that 
sdg  models the amount of source current that would flow if the drain voltage is increased. The 
change in the current and hence the inversion layer charge is not instantaneous and that is where 
the inductor comes into play. It simply models the inertia of the channel to respond to a fast drain 
signal. The two dependent current sources in Figure 16 are also a function of frequency. The gate 
transconductance, , decreases with frequency at the rate of 20dB/dec for a first order NQS 
model. This intuitive result reflects the fact that at high frequency, the channel will not be able to 
adjust to the fast varying gate signal and that the drain current will not just lag in phase but will 
also decrease in magnitude. The same argument applies for the bulk transconductance . As 
the frequency of operation is decreased, the model of Figure 16 is expected to reduce to a 
complete QS model shown in Figure 9. This is because impedance of the capacitors in Figure 16 
becomes much larger than the series resistance, thus reducing the RC equivalent circuits between 
each node to a simple capacitor. Moreover, at frequencies satisfying the inequality
mg
mbg
11 <<τw , the 
y-parameters ,sd my y− , and  reduce to the following expressions: mby
                                        1sd sdy g jw gsdτ− ≈ −                                                         (2-78a)  
                                          1m my g jw gmτ≈ −                                                           (2-78b) 
                                          1mb mb mby g jw gτ≈ −                                                       (2-78c) 
where 1 sd sdg Cτ = − 1 m mg C, τ = , and 1 mb mbg Cτ = . Hence the NQS model reduces to the complete 
QS model if 11 <<τw , or in terms of : 0w
                                               075.3 ww <<                                                                (2-79) 
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 In the strong inversion saturation region, it can be demonstrated [10] that the small signal 
parameters of the model in Figure 16 (assuming no velocity saturation or  channel length 
modulation (CLM)) have the following value: 0gd bdC C= = , , and bd gdR R= = ∞
)sdL = ∞ ( 1τ=sdsd Lg . The first four parameters model the control of the drain terminal on the 
channel. However, in the saturation region the channel end is pinched-off and the drain has no 
control on the device characteristics given the above conditions. This means that the intrinsic 
path between the infinite series inductance is a consequence of the somehow unrealistic 
assumptions that have been adopted to derive the model such as the absence of channel length 
modulation as obvious from equation (2-69). However, at high frequencies the parasitic 
capacitances connected at the source and drain terminals from adjacent devices or from the 
extrinsic capacitances of the device itself will shunt the source to drain terminal and the current 
between these two terminals will flow in these capacitances since they constitute a low 
impedance branch to the current. Hence for practical cases, the series inductor is usually omitted 
from the small signal model. 
It is obvious that the NQS model avoids the right-hand plane zero that appears in the 
expression for the drain current (equation 2-46) and that leads to an unrealistic increase in the 
drain current as shown in Figure 11. Considering the same analysis as was done when deriving 
equation (2-45), the drain current predicted by Figure 16 can be expressed as: 
                                                   0 1d s b
m
d v v v g
p
gi wj w
= = = = + v                                                      (2-78) 
where: 
                                                           0
1
1 3.75pw τ= = w                                                            (2-79) 
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 We will now demonstrate the presence of this pole using the Bsim3v3.1 Non-quasi-static 
model which can be activated by setting the parameter nqsMod=1. The implementation of the 
NQS model in the Bsim3v3.1 was done by modifying the current equations rather than including 
the channel resistance explicitly in the small signal model as shown in Figure 16[30]. Adding 
elements will require the creation of additional nodes in the pre-existing Bsim3 model 
significantly increasing the simulation time to solve the Jacobian Matrix in the simulator. 
Moreover, adding new elements will change the device topology requiring a non trivial 
modification to the existing model equations. In this alternative approach, the effect of the 
channel resistance is included by introducing a new state variable  to keep track of the 
amount of channel charge necessary to reach equilibrium at a given time: 
defQ
                                                      ( ) ( ) ( )def cheq chQ t Q t Q t= −                                                 (2-80) 
where, and  are the equilibrium channel charge and the instantaneous channel 
charge respectively. Note that the QS formulation assumes that these two terms are identical by 
virtue of assuming that the channel charge responds instantaneously to the applied voltages. 
 is allowed to decay exponentially in the channel with a bias dependent NQS relaxation 
time 
( )cheqQ t ( )chQ t
( )defQ t
τ  that approximates the delay of the RC gate-to-channel distributed network and is 
evaluated using Elmore’s approach when the transistor is in strong inversion. A simple sub-
circuit is constructed to evaluate ( )defQ t  at a give time from which the charging currents is 
calculated. This method is very efficient in modeling the NQS effect without significantly 
increasing the simulation time and without modifying the pre-existing model. The setup used is 
as shown in Figure 10.The drain current is expected to decrease with increasing the signal 
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 frequency and to lag behind the gate signal (negative phase shift). Figure 17 shows the 
magnitude and phase of the drain current versus frequency. 
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Figure 17 Magnitude and phase of the drain current as predicted by the NQS Bsim3v3.1 
model 
 
 
 
2.7    CONCLUSION 
 
This chapter has introduced the basic principles of the quasi-static and non-quasi-static 
modeling. The QS approach assumes that the channel charge can adjust itself instantaneously 
and is only valid at low frequencies. A complete QS model was presented and the notion of 
trans-capacitance was introduced. The Bsim3v3.1 model was used to indicate the limitation of 
the QS model at high frequency. Ultimately, the complete QS model results in an unrealistic 
increase in the drain current with frequency. The region of validity of the small signal models is 
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 proportional to  (equation 2-24). It was concluded that the region of validity of the model 
depends quadratically on the channel length. For Digital signals, the QS model fails if the rise-
time (fall-time) of the signal is much smaller or comparable to the carrier transit time.  
Unrealistic negative drain current spikes were observed when a step input was applied at the gate 
terminal. The NQS formulation was briefly introduced and it was shown that the channel 
resistance plays an important role at high frequencies. This resistance forms a distributed bias 
dependant RC network with the gate oxide and results in a signal delay between the transistor 
terminals. Non-quasi-static effects have been demonstrated to exist for both long and short 
channels and should be included in an RF Mosfet model. A first order NQS model was derived 
and discussed. Although this model extends the region of validity of the QS models and is 
accurate up to , more elements should be added to enhance the accuracy at RF. These 
elements are related to the extrinsic parasitics and are discussed in chapter 3. 
0w
0w
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3.0   EFFECT OF EXTRINSIC ELEMENTS ON THE HIGH FREQUENCY 
PERFORMANCE OF MOSFETS 
 
 
 
The behavior of the intrinsic part of the MOS transistor was examined in Chapter 2. It 
was concluded that at high frequency the QS assumption gives erroneous simulation results and 
should be abandoned. The NQS formulation was introduced and a first order small-signal NQS 
model was derived. It was noticed that the NQS model accounts for the finite channel charging 
time and simulates this physical phenomenon by incorporating the channel resistance effect on 
the charging mechanism. Essentially, the effect of each terminal on the device performance is not 
instantaneous, and the delay between the cause and effect is captured by a resistive element in 
series with each capacitor. At RF, the extrinsic components of the device play a prominent role 
in degrading the transistor performance and therefore have to be added to the intrinsic small 
signal NQS model. Six extrinsic capacitances are to be added: the gate-to-source capacitance 
gsexC , the gate-drain-capacitance gdexC , the gate-to-bulk capacitance gbexC , the drain-to-bulk 
capacitance , the source-to-bulk capacitance dbexC sbexC , and the drain-to-source capacitance 
. As for the parasitic resistances they can be divided into four parts: the resistance of the 
gate material, the substrate resistance, the resistance of the source and drain regions and their 
contacts. At high frequency the impedances of the capacitive components are comparable or 
even smaller than that of the resistive components that despite their distributive nature are 
represented by lumped elements in most models. The resistance of the drain and source regions 
dsexC
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 are less important than the other two resistances and are most of the time omitted for simplicity. 
However, an accurate model ought to include their effects. This chapter is mainly concerned with 
the effect of the gate and substrate resistances on the device operation at RF. In section 2, we 
consider the effect of the gate resistance and the methods used in the literature to include this 
element in the small signal model. Some of the issues will be proved using Pspice and Cadence 
tools. Section three discusses the effect of the substrate resistance at RF. The rest of the chapter 
is devoted to the discussion of some important parameters required for RF MOSFET modeling 
and to briefly introduce the scattering parameters, followed by a conclusion. 
 
 
3.1    MODELING AND IMPACT OF THE GATE RESISTANCE ON THE DEVICE 
OPERATION AT RF 
 
In some applications, the need for wide transistors is inevitable. For a given technology, 
the width of the device has to be increased to attain sufficient gate-transconductance for high 
gain amplifiers or to generate large current drive for driving large capacitances in a digital 
circuit. At low frequencies, the resistance of a strip of polysilicon material can be expressed as: 
                                                                  g gsh
WR R
L
=                                                               (3-1) 
where, W and L are the material dimensions and gshR  is the polysilicon sheet resistance. At high 
frequency, this resistance is distributed along the transistor’s width and forms a distributed RC 
network with the gate capacitance . To reduce simulation time and avoid computational 
complexity, it is useful to model the gate-distributed effect (GDE) along its width using lumped 
elements.  In this approach, the transistor can be divided into n parallel-connected devices as 
oxC
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 shown in Figure 18. Each device has a channel length L , a channel widthW n , a gate 
resistance gR n , a transconductance 
mg
n  and a gate capacitance 
gC
n . 
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Figure 18 The gate resistance forms a distributed RC network with the oxide capacitance. 
The transistor can be divided into subsections to formulate the lumped equivalent gate 
resistance. 
 
 
  The effect of the gate distributed resistance on the cutoff frequency ( ), the maximum 
oscillation frequency ( ), input referred thermal noise, and time response was investigated 
[31]. To avoid repeating the quantitative analysis, we will point out what we should expect 
intuitively from this approach. Consider for example applying a step voltage at the gate terminal 
in Figure 18. It is clear that voltage  experiences less phase shift than . More specifically, 
sub-transistors toward the left end “see” only a fraction of the gate resistance
Tw
maxw
1V 2V
gR , while those 
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 near the right end experience the effect of most of gR . Hence, we would expect that the lumped 
resistor modeling the time response of the GDE to be smaller than gR . It was found that the unity 
gain cut-off frequency is independent of the distributed gate resistance. However, for noise and 
calculations, as well as for time response analysis, a lumped effective resistor in series with 
the gate can approximate the distributed gate resistance. In particular: 
maxw
                                                                 
effg gsh
WR R
Lα=                                                            (3-2) 
where α  is 3 if the gate terminal is connected on one side and 12 when connected on both sides. 
We will prove the above statement by performing transient circuit simulation. The ac drain 
current for the distributed structure in figure 18 has the following expression [31]: 
                                                    ( ) ( )tanh g gD m in
g g
R C s
I s g V s
R C s
=                                              (3-3) 
where  in the input signal applied at the gate,  is the gate trans-conductance, and  
stands for Laplace . In deriving equation (3-3), the transistor was assumed to be strongly inverted 
and in saturation and the drain was biased at . For typical range of frequencies we can assume 
that  which is a valid assumption for the current technology. Using the above 
assumption, the tanh function in equation (3-3) can be approximated by the first two terms of the 
Taylor series expansion: 
( )inV s mg s
ddV
1<<gg CsR
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 Thus the ac response of the drain current including the distributed effect of the gate resistance 
can be approximated by:  
                                                 ( ) ( )
1
3
m
D
g g
g
inI s R C s≈ +
V s .                                                         (3-5) 
Hence, the gate resistance influences the device frequency response if the driving circuit has an 
output impedance comparable to one-third the gate resistance. To prove the above result, we will 
compare the simulated ac drain current for three circuits. The first circuit consists of a single 
transistor biased at VGS = 1 v, VDS = Vdd = 3.3 v and has a channel width and length of 
200 mµ  and 1 mµ  respectively. A 100 Ω  resistor is attached to the gate. The second circuit 
resembles the distributed structure in figure 18 where n is chosen to be 10. Hence, the resistance 
attached to the gate of each sub-transistor is 10Ω . The third circuit consists of the lumped 
equivalent circuit of the distributed structure which from equation (3-5) is composed of a single 
transistor with a gate resistance equal to 33.33Ω . The three circuits were implemented in Pspice. 
An ac signal with an amplitude of 1V is applied the input of each circuit. The frequency of the 
signal was swept from 0 to 10GHz. The simulated drain current is shown in figure 19. Figure 19 
clearly shows that a single lumped resistor that is equal to one-third the total gate resistance can 
model the distributed effect at RF. It is worth noting that the polysilicon gate resistance can be 
reduced significantly by dividing the width of the gate into multi-fingers. For a device with N-
fingers, the effective polysilicon gate resistance is expressed as [32]: 
                                                              2
1
effg gsh
WR R
N Lα=                                                         (3-6) 
As a result, the effective gate resistance scales down quadratically with the number of fingers. 
Nonetheless, using multiple fingers degrade the circuit density and increase the source or drain 
sidewall capacitance. Moreover, current CMOS technologies use a silicide layer [33] (such 
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 as ) that is deposited over the gate, drain, and source regions. Although the deposition of the 
silicide layer requires an additional processing step, the reduction in the terminal resistances is 
significant. Consequently, the transistor can be made to switch faster. The above two factors 
combined together lead to a substantial decrease in value of the effective polysilicon gate 
resistance. This result has an important implication; the real part of the input impedance of a 
transistor is mainly contributed by the distributed channel resistance, which for a first order NQS 
model is lumped into two resistors in series with the gate-to-source and gate-to-drain 
capacitances as shown in Figure 16. 
2ii ST
 
 
 
Figure 19 The frequency response of the drain current considering for a polysilicon gate 
resistance of100 . The distributed structure of the gate resistance can be approximated by 
a lumped resistance one-third the DC value 
Ω
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3.2    CUT-OFF AND MAXIMUM OSCILLATION FREQUENCY 
 
It was mentioned earlier that the cut-off frequency, , is independent of the gate 
resistance even if the distributed effect of the gate material is taken into account. This result 
should not be surprising. This parameter is defined as the frequency at which the short circuit 
current gain of the transistor drops to unity. Obviously, this gain is infinite at DC since the gate 
at low frequency acts as an open circuit. As the frequency increases, the input current flows 
through the gate capacitance, develops a gate-to-source voltage that will subsequently induce a 
drain current through the gate conductance current source ( ). The circuit configuration used 
to measure the cut-off frequency is shown in Figure 20. It can be shown that the cut-off 
frequency using the QS model for the transistor in Figure 20 is given by: 
Tw
m gsg v
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VV
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−≈++≈
µ                                          (3-7)                         
Where  is the gate transconductance given by equation (2-72), mg µ  is the carrier mobility in the 
channel,  is the overdrive voltage, and GS tV V− L  is the channel length. It is worth noting that the 
region of validity of the small-signal models presented in chapter was proportional to  (2-24) 
which accidentally has the same expression as  derived above. 
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Figure 20 MOS transistor showing the small-signal elements needed to calculate the cutoff 
frequency . Tw
 
It is clear from Figure 20 that including the gate resistance will not affect the cut-off 
frequency since the input current is in series with this resistance. However, at high frequency, the 
gate resistance forms a distributed RC network with gate capacitance as shown in Figure 18 and 
yet the unity gain frequency is still given by equation (3-7) [31]. This result implies that the unity 
gain frequency is not affected by the inclusion of the gate resistance. It is also instructive to note 
that  result from a magnitude measurement of the current gain but ignores the phase 
information. However, it was noted in chapter 2 that a high frequency NQS model predicts a 
nonzero phase difference between the terminal voltages and currents. It can be therefore 
concluded that,  by itself is not sufficient for high frequency characterization.  
Tw
Tw
Transistors are active devices since they have the ability to amplify the input power from 
a supply and deliver it to the load, i.e. they exhibit a power gain greater than unity. By excluding 
61 
 the gate resistance one implies zero input power dissipation since in this case the gate of the 
transistor is purely capacitive. But since the transistor delivers a nonzero power to its load, an 
infinite power gain is predicted in this case. Obviously, this is not true and including the gate 
resistance will affect the power gain simply because resistive elements dissipate power. The 
power gain of a two port network (in our case it is a transistor) can be maximized if the input and 
output impedances of the transistor are the complex conjugates of the source and load 
impedances respectively. It is common to calculate the power gain from the input (gate) to the 
output (drain) of the transistor while excluding the feedback power from the output due the gate-
to-drain capacitance gdC . This is called the unilateral power gain ( )U  and the condition for its 
measurement is achieved by using an appropriate network between the gate and drain terminal to 
cancel the effect of the feedback signal through gdC [34]. It can be shown that  can be 
expressed as a function of the y-parameters as follows: 
( )U
                                                 ( )
2
12 21
11 22 12 214 Re Re Re Re
Y Y
U
Y Y Y Y
−= −                                           (3-8) 
The small signal model used in [31] to calculate ( )U  is based on the QS assumption and is given 
in Figure 21. 
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gdC
gsC gm Vgs• dbC
geffR
+
−gs
V
Gate
,Source Bulk
Drain
 
Figure 21 small signal equivalent circuit including the electrode gate resistance. This model 
is used to calculate the maximum oscillation frequency. 
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 Notice that the intrinsic part of this model is similar to that given in Figure 5 with the 
bulk and source terminals being short-circuited. It is instructive to note that the transconductance 
current source does not respond instantaneously to the applied gate-to-source voltage but is 
delayed due to the RC filtering composed of the gate resistance and the gate capacitance. 
However the channel resistance and substrate losses were not included in this model. This will 
impact the accuracy of the result since these components will add to the total power dissipation. 
The frequency at which the unilateral power gain drops to unity is called the maximum 
oscillation frequency ( )maxw since this is the maximum frequency at which the device can be 
made to oscillate in a feedback configuration. The operation beyond this frequency should be 
avoided since the power gain is less than unity. It can be shown that ( )maxw  for the circuit given 
in Figure 21 is approximately equal to: 
                                         ( ) ( )
2
max 4 1
m o
geff gs gd gs m o gd
g rw
R C C C g r C
≈ ⎡ ⎤+ + +⎣ ⎦
                              (3-9) 
where geffR  is the effective gate resistance and is given by equation (3-2). It is interesting to 
express ( )maxw  as a function of the cut-off frequency ( )Tw . First, notice that the model in Figure 
24 excludes the gate-to-bulk capacitance which is not a bad assumption since gbC  is in most 
cases much smaller than gsC  and gdC . Dividing the numerator and denominator in equation (3-9) 
by ( )2o gs gdr C C+ , the maximum oscillation frequency can be expressed in terms of , the output 
conductance
Tw
sdg , the effective gate resistance geffR , and the gate-to-drain capacitance gdC  as 
follows: 
                                                        ( )max 4 Tgeff sd T gd
ww
R g w C
≈
+
                                           (3-10) 
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 where  is given by equation (3-7) and neglecting Tw gbC . Equations (3-7) and (3-9) show that the 
maximum oscillation frequency is inversely proportional to the square-root of the effective gate 
resistance (keeping the other parameters constant): 
                                                                  max
1
geff
w
R
∝ .                                                       (3-11) 
Since the maximum oscillation frequency depends on the Y-parameters that in turn are 
dependent on the model topology,  of a complete RF model will be different from that 
predicted by equation (3-9). However, the Y-parameters including substrate losses, channel 
resistance, source/drain diffusion resistance and a frequency dependant current source result in a 
very complicated expression for the unilateral power gain (U) making it impossible to arrive to a 
simple expression for . Nonetheless, equation (3-9) represents a good estimate and is widely 
used. Table 1 shows the maximum oscillation frequency, unity gain transition frequency, and 
minimum noise figure for a variety of technologies [35].  
maxw
maxw
 
Table 1 High frequency figures-of-merit for different technologies 
 
 
Channel length, L [nm] 250 180 140 120 100 
( )Tf GHz  33 49 70 84 112 
( )maxf GHz  41 47 51 52 60 
[ ]min @2NF dB GHz  0.5 0.35 0.23 0.2 0.15 
 
 
64 
 Although the unity gain transition frequency is increasing almost quadratically with the 
downscaling of the channel length, there is only a slight improvement in maxf . As the channel 
length of the transistor shrinks, short channel effects such as velocity saturation, mobility 
degradation, and drain induced barrier lowering (DIBL) become more severe impacting not only 
the DC characteristics of the device but also degrading the high frequency performance. 
Equation (3-10) shows the maximum oscillation frequency depends on four parameters: the 
unity-gain transition frequency , the effective gate resistanceTw geffR , the drain-to-source 
conductance sdg , and feedback gate-to-drain capacitance gdC .  It is instructive to examine the 
effect of scaling on these four parameters and indicate the set of parameters that are limiting the 
improvement of the maximum oscillation frequency. Although equation (3-6) indicates that the 
polysilicon gate resistance increases if the channel length decreases, using multiple fingers in a 
salicide (self aligned silicide) process reduces the total gate resistance significantly. In addition, 
the data in Table 1 as well as equation (3-7) clearly indicate that  is improving drastically with 
scaling. Consequently, 
Tw
geffR  and  are not the limiting parameters. As the channel length of the 
transistor shrinks, short channel effects such as velocity saturation, mobility degradation, impact 
ionization and drain induced barrier lowering (DIBL) become more severe. It was pointed out in 
chapter 2 that the last two effects can increase the output conductance by an order of magnitude. 
Moreover, the gate-to-drain feedback capacitance in short channel devices contains an inner 
fringing capacitance not present in long channels [10]. Where as the intrinsic gate-to-drain 
capacitance is almost zero for long channel devices, the inevitable DIBL effect in short channels 
increases the control of the drain on the channel charge and lead to a non-zero gate-to-drain 
intrinsic capacitance. These two effects tend to increase 
Tw
gdC  with scaling. In summary, short 
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 channel effects increases both the output admittance and the gate-to-drain capacitance and are 
the two parameters that are limiting further improvement in the maximum oscillation frequency 
with channel scaling [36]. To account for SCEs in the output conductance, the drain-to-source 
conductance in equation (3-10) should be replaced by  defined in (2-17) and repeated below: og
                                                         o sd mb sub db bdg g g R g g≈ + + .                                             (3-12)                         
However, based on the classical equivalent circuit in Figure 21, the author [31] ignores 
the second and third terms in equation (3-12). It is also instructive to note that the gate resistance 
will also impact the input impedance of the transistor and hence an accurate characterization of 
this resistance is crucial to achieve maximum power transfer. 
Most of the proposed RF models use a lumped gate resistance as in Figure 21 whose 
value is extracted from the measured input impedance data [37,38]. Such an approach has the 
disadvantages that it does not show the dependence of the gate resistance on device geometry 
and operating point. Since the impedance of the oxide capacitance decreases with frequency, the 
effect of the channel resistance will become noticeable and will contribute to the real part of the 
input impedance at RF. Hence the effective gate resistance (probably a better name would be the 
input resistance) consists of two parts: The polysilicon gate resistance and a fraction of the 
channel resistance. In [39], a physical effective gate resistance (EGR) including both the first-
order non-quasi-static effect (or simply taking the finite channel resistance into consideration) 
and the gate distributed resistance along its width was examined. The effective gate resistance 
was expressed as: 
                                                                    g gelt gchR R R= +                                                     (3-13) 
where gchR is the effective channel resistance seen from the gate  and geltR  is the gate electrode 
resistance expressed as follows: 
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                                                               geltd eltd
WR R
L
α β⎛= ⎜⎝ ⎠
⎞+ ⎟                                               (3-14) 
where eltdR  is the polysilicon sheet resistance and β  is a factor modeling the external gate 
resistance which the extension of the polysilicon material over the active region . This factor can 
be neglected in most practical cases since its effect is negligible. The factor α  models the 
distributed gate electrode resistance along its width. A typical value of α  is 13  as was 
previously discussed. The channel resistance is composed of two parts: a static component ( )stR  
which accounts for the dc channel resistance and an excess diffusion component (  which 
accounts for the change in the channel charge when a small signal is applied at the gate. The 
latter component is important in the weak inversion region. The static resistance is obtained from 
DC measurements by integrating an incremental channel resistance along the channel length 
under QS assumption. The excess diffusion resistance 
)edR
edR  is derived from the diffusion current 
can be expressed as [39]: 
                                                                ed
ox
qLR
W C KTη µ=                                                     (3-15) 
where η  is a technology dependent parameter. The effective channel resistance seen from the 
gate can be expressed as [39]: 
                                                               1 1 1
gch st edR R R
γ ⎛ ⎞= +⎜⎝ ⎠⎟                                                  (3-16) 
 
where γ  is a fitting parameter taking into consideration the distributed effect of the channel 
resistance at high frequency. Since the channel is connected at both ends, the lumped equivalent 
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 representation of the distributed channel resistance is 112  the total value if and only if the 
channel resistance is uniform. This condition is satisfied only for a zero drain-to-source DC 
voltage. In most RF applications the transistor is biased in the saturation region to get high gain 
and sufficient dynamic range. In the saturation region, the inversion layer decreases from the 
source to the drain resulting in a non-uniform distributed resistance. As a result, γ  is left as a 
fitting parameter and was found to be 14 to best fit the experimental data [39]. The high 
frequency characterization of the gate resistance was studied in [40]. It is found experimentally 
that the gate resistance gR decreases when either the channel length or the finger width increases, 
reaches a minimum value and then increases. 
 
 
3.3    EFFECT OF SEMI-CONDUCTING SILICON SUBSTRATE ON THE RF 
PERFORMANCE OF MOSFETS 
 
The fact that MOS transistors are fabricated on a silicon substrate has a detrimental effect 
on the performance of Mosfet’s at radio frequencies. There are two major differences between 
Mosfet’s and conventional high frequency transistors such as GaAs HEMTs , MESFETs etc. The 
first difference is related to the substrate resistivity and the second arises from the different 
physical structure of the two transistors. For ease of device fabrication, silicon substrates are 
doped to have a carrier concentration on the order of 15 3 18 310 10cm cm− −→  which results in a 
substrate resistivity on the order of . On the other hand, the resistivity of a 
GaAs substrate is on the order of . The relatively low resistivity of silicon substrates 
results in larger parasitics that degrade the performance of integrated CMOS RF circuits and 
0.01 10 ohm cm→  
810 ohm cm 
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 complicates the modeling of MOS transistors. Signals applied the gate, drain, and source 
terminals of the device are coupled to the substrate through the gate-to-bulk, drain-to-bulk, and 
source-to-bulk capacitances. At low frequencies, these capacitors act as an open circuit 
decoupling the signals at the device terminals from the substrate. As the frequency increases, the 
impedance of these capacitors decreases and the signals at each terminal couple through the low 
resistive substrate. Signal coupling through the silicon substrate mainly affects the output 
admittance ( ) as will be seen in chapter 4.  22y
High frequency FET’s have three terminals; a gate, a drain, and a source terminal and can 
be treated as two port networks. However, the MOS transistor has a fourth terminal called the 
“body” or the “bulk” node that affects the device characteristics and plays a similar role as the 
gate terminal but is less efficient. It usually referred to as the “back-gate”. To prevent the 
source/drain-bulk junction of being forward biased, the bulk of the transistor is connected to the 
most positive supply for a PMOS transistor and to the most negative supply for an NMOS 
transistor. Therefore the extrinsic body node is connected to ac ground. In a common source 
configuration and at low frequencies, the bulk transconductance current source ( ) is 
deactivated because the ac bulk-to-source voltage ( ) is zero. At very low frequencies, the 
intrinsic and extrinsic body nodes have the same potential. However, as the operating frequency 
increases, the potential of the intrinsic body node increases because of the charging currents 
flowing through the distributed substrate resistance. As a result, the bulk transconductance 
current source is always activated at radio frequencies and has to be included in the small signal 
equivalent circuit even if the source is tied to the bulk node. Substrate signal coupling through 
the intrinsic body node mainly affects the small signal output characteristics of the transistor as 
will seen in chapter 4. The four terminal structure of the MOS transistor complicates modeling 
sbmb i
vg
sbi
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 and parameter extraction significantly to the extent that the intrinsic body node is usually 
neglected for simplicity although an accurate model ought to consider its effect. 
 
 
3.4    SCATTERING PARAMETERS (S-PARAMETERS) 
 
Measured data for both the transfer and impedance functions are required to characterize and to 
fully understand the behavior of an N-port network. The most commonly used parameters at low 
frequencies include the z-parameters, y-parameters, h-parameters, and the chain or ABDC 
parameters. These parameters require measuring a short-circuit current or an open-circuit voltage 
at the network terminals which is an easy task at low frequencies. However, these parameters are 
hard to measure above 1GHz and are not useful for several reasons. First, it is difficult to achieve 
an “ac-short” or an “ac-open” at radio frequencies over a broad range. Second, the voltage and 
currents depend on the position along the cable connecting the device. Consequently, if probe is 
not exactly positioned at the port terminals a measurement error will occur. Finally, applying a 
short or an open at the terminals of the transistor at RF may cause the transistor to oscillate and 
self-destruct. The S-parameter (scattering parameters) measurement technique overcomes the 
above limitations and is the most reliable and widely used method to characterize the high 
frequency characteristics of devices, circuits, and systems [41]. Scattering parameters are defined 
in terms of normalized voltages and currents and represent reflected and transmitted power 
through the network. Each parameter contains a real and an imaginary part or in other words has 
a magnitude and a phase. The Device Under Test (DUT) is inserted into a transmission line 
having a characteristic impedance  which is usuallyoZ Ω50 . Measuring the S-parameters requires 
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 terminating the port with  which is relatively easy at high frequencies. It is worth noting that 
the incident and reflected power is position independent along a lossless transmission line. They 
can be easily implemented in a CAD package and can be plotted using a Smith-chart. The S-
parameters of a network is measured using a vector network analyzer (VNA) and can be easily 
converted to Y,Z, H-parameters to explore the data on a linear scale rather than on a Smith-chart. 
As mentioned earlier, the MOS transistor should be treated as a four terminal device at RF even 
if the source terminal is connected to the bulk. A four terminal device can be treated as a three-
port network where nine S-parameters (eighteen real numbers) are needed to fully characterize 
the device at RF. On the other hand, a three terminal device can be analyzed as a two port 
network where only four complex parameters are needed to be measured. Unfortunately, an on-
wafer three-port S-parameter technique is not yet well established and requires more 
measurement points and produces a large amount of data. Until recently, two-port S-parameter 
measurement has been used to characterize the MOS transistor at RF and is inadequate to extract 
the substrate related parameters such as the bulk transconductance ( ). Nonetheless, two-port 
modeling of the Mosfet including the body related parameters shows satisfactory results up to 10 
GHz. 
oZ
mbg
 
3.5    CONCLUSION 
 
 The effect of the distributed gate, channel, and substrate resistance on the high 
frequency performance of the MOS transistor has been discussed. To enhance the computational 
efficiency of the model, the distributed effects of the extrinsic elements at RF can be modeled 
using lumped elements or network. The distributed gate resistance at high frequencies can be 
71 
 modeled using a lumped resistance in series with gate. Simple analytical expression for modeling 
this resistance were discussed and analyzed. The modeling and parameter extraction of the 
substrate and channel distributed resistance will be discussed in chapter 4. Not only does the 
finite resistivity of the silicon substrate complicate the modeling and parameter extraction of the 
MOS transistor, but also prevents the successful integration of a system-on-chip using the CMOS 
technology. 
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4.0    RADIO FREQUENCY MODELING AND PARAMETER EXTRACTION OF SUB-
MICROMETER CHANNEL LENGTH MOSFETS ACCOUNTING FOR FIRST ORDER 
NQS EFFECTS 
 
 
The continuous scaling of the channel length has lead to an MOS transistor that exhibits a 
50 GHz transition frequency ( )tf  for a 0.18- mµ  CMOS technology and a relatively low noise 
figure of 0.35 dB at 2-GHz [42]. Moreover, the low cost, low power, and very large scale 
integration (VLSI) capabilities offered by the CMOS technology makes it very suitable for 
integrating a system-on-chip. The above two factors have motivated extensive research on using 
the CMOS technology for RF IC applications [43], [44]. Until recently, high performance 
radio/microwave frequency integrated circuits have been implemented using either compound 
semiconductor transistors such as GaAs HEMTs, HBTs, and MESFETs, or silicon bipolar 
junction transistors. Microwave Small signal models and parameter extraction methods for 
compound semiconductors are well established [45], [46]. Signal coupling through the semi-
conducting silicon substrate and the four terminal structure of the MOS transistor complicates 
the radio frequency modeling and parameter extraction of MOSFETs. Furthermore, it will be 
inaccurate to represent CMOS using high frequency small signal models and parameter 
extraction techniques that characterize the compound semiconductor transistors. The finite 
resistivity of the silicon substrate ( )ohm.cm results in a resistive parasitic component 
forming  a distributed RC network with the depletion capacitance underneath the gate, source 
and drain regions as shown in Figure 22. At low frequency the impedance of the junction 
10~01.0
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 capacitance is large and the substrate resistance has no effect on the device performance and is 
usually ignored. 
 
 
n + n +
Poly-Siliconn+
source
drain
gate
 tanDistributed substrate resis ce  
Figure 22 The bulk depletion capacitance and the substrate resistance form a distributed 
RC network at RF 
 
 
As the frequency of the signal increases up to the Gega-Hertz range the impedance of the 
junction capacitance decreases and the signal at the gate, drain and source terminals will 
capacitively couple through gate-to-bulk and junction capacitances respectively. For example, a 
signal at the gate can be capacitively coupled to the drain terminal through the gate-to-bulk 
capacitance, substrate resistance, and drain-to-bulk junction capacitance. In the strong inversion 
saturation region the substrate losses have a great impact on the output admittance of the 
transistor [47], [48]. Consequently, a high frequency model should include the substrate losses to 
better match the output impedance to the experimental data. Due to its finite resistivity, the 
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 intrinsic body node of the MOS transistor is at a different ac potential than the extrinsic node. 
Most often, the body terminal (extrinsic) is connected to a fixed potential with a polarity such as 
to make sure that the junction diodes formed by the source and drain diffusion regions are 
reverse biased. Hence the extrinsic body node is at ac ground in almost all practical cases. 
Because of the various signal coupling to the substrate as the frequency of the signal is increased, 
the intrinsic body potential will increase from its zero value at low frequency to a value 
dependent of the impedance of the junction capacitance and substrate resistance. Consequently, 
the non-zero intrinsic body potential will activate the substrate voltage-controlled current 
source . This current source has a great impact on the output admittance . As a matter of 
fact, it has been demonstrated [49] that it is impossible to accurately model the output impedance 
for different gate biases without including the bulk transconductance current source. However, 
many models exclude the intrinsic body node and hence ignore the effect of bulk 
transconductance on the output admittance [48], [50]. Although the output admittance predicted 
by these models match the experimental data at the given bias point, nonetheless it would deviate 
at other bias points. In addition, the substrate resistance 
mb big v 22Y
( )subR  extracted from these models 
cannot be modeled physically and hence is not scalable or predictable from the technology 
parameters. To achieve both accuracy and computational efficiency, the distributed substrate 
resistance has been modeled in the literature using different resistive networks. These include the 
five-resistor network, four-resistor network [37], three-resistor network [51], two-resistor 
network [38], and one-resistor network [52]. The first two networks are the most accurate and 
extend the validity of the model in predicting the Y-parameters at higher frequencies. However, 
they lead to complex circuits and make it harder to extract the model parameters. The one and 
two resistor networks are simpler to analyze and result in simple parameter extraction 
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 algorithms. They are however less accurate at high operating frequencies. The three-resistor 
network is a compromise among the substrate equivalent circuits (SEC). It is simpler to analyze, 
results in a straightforward extraction algorithm, and is accurate for up to 10GHz. A detailed 
characterization of the substrate resistance at RF has been examined at different bias conditions 
[51]. It is demonstrated that the substrate resistance shows a very week bias dependence. 
Consequently, it is sufficient to extract the substrate resistance at one bias point. Exploiting this 
feature, a very simple and accurate method of extracting a single resistor substrate network of an 
RF MOSFET in the cut-off region (VGS=0) was formulated [52].  
 
 
4.1    PROPOSED MODEL ANDPARAMETER EXTRACTION PROCEDURE 
 
In this section a small signal model is proposed together with a straightforward algorithm that 
extracts the parameters of the model from measured y-parameters. The device under test is a multi-
fingered N-MOSFET with 100 mµ  channel width having 20-unit gate fingers fabricated using the 
0.35 mµ  CMOS technology [48]. The device is biased at a gate-to-source voltage of 1V (to insure 
strong inversion) and drain-to-source voltage of 2V (to insure that the transistor is in the saturation 
region). The S-parameters of the DUT are measured in the common source substrate configuration 
using on-wafer RF probes and an HP 8510C vector network analyzer. The measured S-parameters 
are then converted to Y-parameters. To extract the small signal parameters of the proposed model, 
the parasitic components of the test structure should be first removed or deembedded from the 
measure raw Y-parameters. Figure 23 shows a typical representation of the DUT including the 
parasitics of the test structure.  and  model the influence of the parallel 1, 2,parasitic parasiticY Y 3parasiticY
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 parasitics. They can be extracted from the measured data of the open pad structure ( ). 
Representing the series parasitics, 
openS
1, 2,series seriesZ Z  and 3seriesZ  can be extracted from the measured data 
of both open and short pad structure ( shortS ). The measured S-parameters of the open structure, short 
structure, and DUT are then converted to Y-parameters represented as ,openY shortY , and DUTY  
respectively. A two-step de-embedding is then performed. The purpose of the first step is to remove 
the influence of the parallel parasitics by subtracting  from  openY DUTY  and shortY  resulting in a new 
set of de-embedded Y-parameters:  
                                                              DUT Yp DUT openY Y Y− = −                                                     (4-1)                         
                                                              short Yp short openY Y Y− = −                                                      (4-2) 
The Z-parameters of the transistor are obtained by a second de-embedding step according to 
following equation: 
                                                       transistor DUT Yp short YpZ Z Z− −= −                                                  (4-3) 
where:                                                  DUT YpZ − = ( ) 1DUT YpY −− ,                                                     (4-4) 
and                 short YpZ − = ( ) 1short YpY −−                                                        (4-5) 
In summary, the measured Y-parameters corresponding to the transistor can be obtained as 
follows: 
                                            ( ) ( ) 11transistor DUT open short openY Y Y Y Y 1 −− −⎡ ⎤= − − −⎢ ⎥⎣ ⎦                                (4-6) 
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Figure 23 Equivalent circuit representation of the test structure used to de-embed the 
measured high frequency data of the MOS transistor. 
 
 
The proposed small signal model is shown in Figure 24. The source and the bulk terminal 
are tied together resulting in a two port common-source configuration. This setup is applicable to 
most high frequency applications. The gate resistance, gpolyR , models the distributed gate 
resistance of the polysilicon material along the transistor width. Its value can be calculated using 
a standard formula. The polysilicon sheet resistance ( shpolyR ) of a 0.35um CMOS technology is 
on the order of10Ω  . If fN is the number of fingers used, then the distributed gate electrode 
resistance can be approximated by a single lumped resistor of value: 
                                                         2
1 1
3gpoly shply f
WR R
N L
=                                                        (4-7) 
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 where the 1/3 factor accounts for the distributed nature of this resistor. 
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Figure 24 An RF small-signal MOSFET model based on the first order non-quasi-static 
effect. The effective gate-to-source and gate-to-drain channel resistance is modeled by chgsR  
and chgdR  respectively. Substrate signal coupling through the intrinsic body node and 
junction capacitances is examined by introducing a new 3-resistor T-network. 
 
 
 Since the width W of the transistor is divided into fN  sections, then the resistance of 
each section is reduced by fN . Furthermore, since the sections are connected in parallel the 
equivalent resistance will be reduced by 2fN . Hence, the gate electrode resistance decreases 
quadratically with the number of fingers. This appealing result is the reason why multi-fingered 
transistors are normally employed in the design of high-speed integrated circuits. The 
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 characterized devices have a channel width of 100um divided into 20 sections ( fN =20) and a 
channel length of 0.35um. Using equation (4-7): 
                                                          2
1 1 10010 2.4
3 20 0.35gpoly
R = ≈ Ω .                                          (4-8) 
This clearly indicates that for a large multi-fingered transistor the gate electrode resistance can be 
neglected from the extraction procedure with little penalty. On the other hand, the channel 
resistance is independent on the number of fingers and has a great impact on the real part of the 
input admittance [ ]11Re Y . If a single finger transistor is used ( fN =1), the gate electrode 
resistance, using equation (4-8) is Ω960 degrading the frequency performance, noise 
characteristics and transient response of the transistor. Moreover, it would be impossible to 
match the real part of the input impedance to50Ω  which is a prerequisite to achieve optimal 
performance of most RF IC building blocks. Although, the gate electrode resistance can be 
lowered considerably by using multiple fingers, this remedy has two limitations. First, it 
increases the source or drain junction capacitance and second, it degrades the circuit density. 
In the equivalent circuit displayed in Figure 24, gsC  models the intrinsic and extrinsic 
gate-to-source capacitance and chgsR  models the effective channel resistance between the gate 
and the source. Similarly, gdC  and chgdR  model the gate-to-drain capacitance and the effective 
channel resistance between the gate and the drain respectively. Ignoring short channel effects 
such as channel length modulation, DIBL, and impact ionization, the value of these small signal 
elements were found to be zero for the intrinsic gate-to-drain capacitance gdiC  and infinity for 
chgdR  [10]. These results should not be surprising. In fact, ignoring channel length modulation 
simply means that the drain terminal has no effect on the channel charge. Hence the capacitive 
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 effect of the drain on the gate terminal symbolically denoted as gdiC is zero. In short channel 
devices, the situation is different. The drain affects the channel charge and consequently the gate 
charge through channel length modulation and the two-dimensional charge sharing effect also 
known as the DIBL effect. Hence, the capacitive effect of the drain on the gate is not zero 
( ). The two resistors0gdiC ≠ chgsR  and chgdR  simulate the first order non-quasi-static effect and 
their inclusion in the model is necessary to accurately predict the input admittance . Since the 
value of 
11Y
gpolyR  is very small, it will be ignored from the parameter extraction process for 
simplicity. The gate-to-drain effective channel resistance chgdR  is crucial to match the simulated 
[ ]12Re Y  and [ ]22Re Y  to the experimental data. Evidently, the channel resistance is inversely 
proportional to the inversion charge density. Since the magnitude of the inversion charge density 
decreases from the source to the drain, the effective gate-to-drain resistance chgdR  is expected to 
be larger than chgsR . Indeed, the extracted values of these two resistors confirm this fact. 
Based on the results obtained from a first order NQS analysis, the gate transconductance 
is a function of frequency and is given by: 
                                                             ( )
p
m
m
w
jw
g
wg
+
=
1
                                                        (4-9) 
where 
                                                              1 mp
m m
gw
Cτ= =                                                             (4-10) 
                                                              m dg gC C C d= −                                                            (4-11) 
 
81 
 The transcapacitance  has two important roles. First, it insures that the charge conservation 
condition is satisfied. Second, it is needed to match 
mC
[ ]12Im Y  and [ ]21Im Y  at the same time. 
Including  in the model as a frequency dependent current source, as was done in the complete 
quasi-static model will lead to a zero in the right hand side of the s-plane for the drain current 
which result in a discrepancy between the simulated and measured 
mC
[ ]21Re Y  at high frequencies 
(above ~ 6 GHz) [48].  The proposed model reflects the presence of  by including it through a 
frequency dependent gate transconductance as seen from equations (4-9) and (4-10). The gate 
transconductance  decreases with frequency and contains a left-hand-plane pole that is a 
function of . This implementation is more realistic and is a first order approximation to the 
NQS effects that occur at high frequencies. Moreover, this implementation is mandatory to 
match the simulated 
mC
( )wgm
mC
[ ]21Re Y  to the experimental data for frequencies above 6GHz and is a major 
improvement to the model presented in [48] as will be discussed in section 4.3. The output 
resistance of the transistor presented as 1o
sd
r g=  can be extracted at low freq.1uency and is 
probably one of the most challenging small signal parameters to model physically. It has a great 
impact on the real part of the output admittance [ ]22Re Y . The source to drain capacitance sdC  
models the capacitive effect of the drain on the source. For long channel devices, sdC , was 
theoretically calculated to be 0 using the same argument as for gdiC [10]. This capacitance is 
important to model the imaginary part of the output admittance [ ]22Im Y  because it is connected 
directly from the output terminal (drain) to ground as obvious from Figure 24. The distributed 
nature of the substrate resistance at high frequencies is modeled by a lumped three-resistor T-
network shown in Figure 24 as dbiR , sbiR , and subR . The latter resistor is extracted from the 
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 output admittance  while the drain-to-bulk and source-to-bulk resistors can be calculated 
using the following standard formula: 
22Y
                                                      sbiR ,
1
2
f
dbi shsi
f f
L
R R
N W
=                                                     (4-12) 
where shsiR  is the sheet resistance of the silicon substrate underneath the channel between the 
source and drain terminals of a single finger device. Its value is typically ( )0.1 1 kΩ→   . 
For shsiR =1kΩ  , equation (4-12) yields: 
                                                   1 0.351 1.75
40 5sbi dbi
R R k= = Ω = Ω .                                        (4-13) 
For devices with a large number of fingers, the value of the two resistors sbiR  and dbiR  
becomes negligible with respect of . In this case, these two resistors can be omitted and the 
substrate distributed resistance can be modeled as a single lumped resistor  [53]. High 
frequency measurements on multi-fingered devices with
subR
subR
50fN =  have demonstrated that a single 
substrate resistor is sufficient for accurate RF MOSFET modeling up to 10 GHz [55]. However, 
the simulated Y-parameters of a model with a single resistor substrate network start to deviate 
significantly from the experimental data beyond 10GHz even for a large number of fingers. The 
proposed substrate network (T-network) is then valid for an arbitrary number of fingers and 
models the Y-parameters accurately for operating frequencies above 10GHz. Albeit the value of 
sbiR  and dbiR  is small ( ) and can be neglected during parameter extraction, they will be 
included in the analytical expressions developed for the real and imaginary parts of the output 
admittance. Consequently, the extraction process is generic and can be applied for a device with 
an arbitrary number of fingers. The drain-to-bulk and source-to-bulk junction capacitances are 
Ω75.1
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 represented by jdbC  and jsbC  respectively. These capacitors couple the signal from the source 
and drain terminals to the intrinsic body node and vice versa. Each capacitor is a lumped 
approximation of the distributed channel-bulk intrinsic capacitance and the distributed diffusion 
region-bulk extrinsic capacitance. The lumped extrinsic capacitor consists of two components: a 
bottom wall component and two sidewall components. The capacitance gbC  represents the sum 
of the intrinsic and extrinsic gate-to-bulk capacitance. The intrinsic component is bias dependent 
and has a relatively high value  when the device is off. In the strong inversion saturation 
region, the value of this capacitance diminishes because of the shielding effect of the channel 
charge. The extrinsic component extends along the channel length outside the active channel 
area. It is bias independent and is usually very small. The magnitude of the charging current 
flowing through 
( oxC≈ )
gbC is negligible compared to that flowing through the other elements. It has a 
paltry influence on the Y-parameters [56] and is therefore neglected during parameter extraction 
for simplicity. 
 
 
4.2    Y-PARAMETER ANALYSIS AND PARAMETER EXTRACTION 
 
The small signal parameters of the proposed model are extracted from the de-embedded y-
parameters. The first step is to derive simple analytical expressions for the y-parameters of the 
proposed model. The next step is to develop an extraction algorithm to obtain the small signal 
parameters. The proposed method of extracting the small signal parameters from  and  is 
similar to that in [48] with minor modifications specifically in extracting the two components that 
11 21,Y Y , 12Y
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 model the effective channel resistance. This approach is straightforward and does not require an 
optimization process, which may lead to unrealistic values for the model parameters. Including the 
bulk transconductance ( ) and the proposed three-resistor substrate network, result in a very 
complicated expression for the output admittance. After some simplifications that relate to the range 
of the operating frequency, the output admittance is shown to be a function of five unknown 
parameters: 
mbg
, , , ,sd sd mb jdb dbig C g C R and subR . This imposes a big challenge. To avoid tackling a 
problem with this magnitude, a simple curve fitting technique is proposed to extract the three 
parameters , ,sd subC R  and jdbC from the frequency response of the real and imaginary parts of the 
output admittance . The resistance22Y dbiR  is calculated using a standard formula given by equation 
(4-12). In addition, the drain-to-bulk and source-to-bulk resistances are assumed equal from 
symmetry consideration. The bulk transconductance ( ) is difficult to extract from high frequency 
measurements and is not included in most published models although is important to account for the 
strong gate bias dependence of the output admittance [49]. We have concluded that for a given 
device with known dimensions and bias conditions, the Bsim3v3.1 model with parameters extracted 
for the 
mbg
0.35 mµ  CMOS process has a gate transconductance  that is very close to that obtained 
from the measured 
mg
[ ]21Re Y  at low frequency [48]. Since the value of  that results from a DC 
analysis in Spice is accurate, and since the Bsim3v3 model predicts reasonably accurate low 
frequency small signal parameters, one conclude that the bulk transconductance  can also be 
obtained by running the same DC analysis in Spice. The Bsim3v3 model has proved to be both 
accurate and scalable in determining the device dc characteristics. However, at high frequency it 
fails to predict the device performance unless two modifications are included. The first modification 
consists of adding an external gate resistance and the other is to account for the substrate losses [37].  
mg
mbg
85 
 The equivalent circuit of Figure 24 can be analyzed as a two-port network with the input 
being the gate terminal and the output the drain terminal. The source and the extrinsic substrate 
terminals are tied to ground. The polysilicon gate resistance is excluded from the parameter 
extraction for simplicity. A detailed analysis of the Y-parameters is presented in Appendix A. The 
simplified expressions that are used for extracting the model elements are summarized bellow:  
         ( )2 2 211 gs gdchgs chgd gd gsY w R C R C jw C C⎡ ⎤≈ + +⎣ ⎦ +
dg
2
          (4-14) 
 
                                                                         (4-15)                          
2 2
12 gdchgd gd
Y w R C jwC≈ − −
 
                                                                  (4-16) 
2 2
21 m chgd gdY g w R C jwC≈ − −
 
         ( ) ( )2 222 1 jdbsd chgd gd sub dbi mb subY g w R C R R g R C⎡ ⎤≈ + + + +⎣ ⎦
                              ( )1gd sd jdb mb subjw C C C g R⎡ ⎤+ + + +⎣ ⎦  
                                               (4-17) ( ) (23 3 1jdb sub dbi mb subjw C R R g R⎡ ⎤− + +⎣ ⎦)
 
 
 
Based on equations (4-14) to (4-17), the impact of each circuit element on the real and 
imaginary part of the Y-parameters can be explained as follows. The effective gate-to-source and 
gate-to-drain channel resistances ( chgsR  and chgdR ) are needed to accurately model the real part of 
the input admittance [ ]11Re Y . Moreover, without chgdR  it is impossible to match [ ]12Re Y  and 
[ ]22Re Y  to the experimental data.  The amplification occurring in a transistor implies that the 
MOSFET is a nonreciprocal network. As a result, the forward and reverse transmissions through 
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 the device represented as  and  are not equal. Equation (4-15) and (4-16) implies that it is 
impossible to model 
21Y 12Y
[ ]12Im Y  and [ ]21Im Y  at the same time without considering the 
nonreciprocal charging effect of the gate and drain terminals on one another ( gdC C≠ dg ). The 
gate-to-source capacitance gsC  affects [ ]11Im Y . In essence, the gate-to-source equivalent circuit 
directly impacts the input admittance. The rest of the model parameters are needed to match the 
output admittance  to the experimental data. 22Y
 
 
4.2.1    EXTRACTION OF SMALL SIGNAL PARAMETERS 
 
Simple analytical equations are derived from the real and imaginary parts of the y-
parameters given in equations (4-14) to (4-17). The gate transconductance is the ratio of the short 
circuit output current to that of the gate-to-source voltage at DC. This measurement is equivalent 
to that used in equating . Hence  should be extracted from  at low frequencies. As a 
matter of fact, equation (3-16) shows that  is equal to the y-intercept of 
21Y mg 21Y
mg [ ]21Re Y  versus . 2w
, , , ,gd gs dg chgs chgdC C C R R , and sdg  can be calculated from the above equations as follows: 
                                                          [ ] 221 0Rem wg Y ==                                                             (4-18) 
                                                          [ ] 222 0Resd wg Y ==                                                            (4-19) 
                                                          [ ]12Imgd YC w
−=                                                               (4-20) 
                                                   
[ ] [ ]( )11 12Im Im
gs
Y Y
C
w
+=                                                       (4-21) 
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                                                           [ ]21Imdg YC w
−=                                                               (4-22)  
                                            
[ ] [ ]( )12 11 2
2
Re Re
. chgs
gs
Y Y
R slope vs w
C
⎧ ⎫+⎪= ⎨⎪ ⎪⎩ ⎭
⎪⎬                                     (4-23) 
                                                [ ]12 22Re . chgd
gd
Y
R slope vs w
C
⎧ ⎫−⎪ ⎪= ⎨ ⎬⎪ ⎪⎩ ⎭
                                               (4-24) 
Equations (4-18)-(4-24) are used to extract the corresponding model parameters. A gate 
transconductance  of 16.6 mS is obtained from the Y-intercept of mg [ ]21Re Y  versus as 
depicted in Figure 25 .A drain-to-source conductance 
2w
sdg  of 0.31mS was evaluated from the real 
part of the output admittance at low frequencies as shown in Figure 26. 
 
 
Figure 25 Extraction of the gate transconductance was obtained from the Y-intercept of 
[ ]21Re Y  versus  2w
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Figure 26 The drain-to-source conductance was obtained from the Y-intercept of [ ]22Re Y  
versus  2w
 
The gate-to-drain, gate-to-source, and drain-to-gate capacitances are extracted using 
equations (4-20), (4-21), and (4-22) respectively. The extracted value of these capacitors as a 
function of frequency is displayed in Figure 27. The results show that the extracted parameters 
are frequency independent verifying the physical validity of the model and the accuracy of the 
parameter extraction method. The average values of the extracted , ,  and gs gd dgC C C are122 , 
, and 15  respectively. Their relative values can be explained in physical terms as 
follows. Since the gate terminal has more control on the channel charge than the other terminals 
.4 fF
34 fF 1 fF
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 of the device, the capacitive effect of the gate on the drain is expected to be larger than the 
capacitive effect of the drain/source terminals on the gate ( ). Furthermore, in the 
strong inversion saturation region the drain terminal has a weaker control on the channel charge 
than the source terminal. Consequently, the capacitive effect of the source on the gate 
,dg gd gsC C C>
gsC  is 
expected to be greater than that of the drain on the gate ( gs gC C> d ).  
 
 
 
Figure 27 The extracted gate-to-source, gate-to-drain, and drain-to-gate capacitances are 
almost constant     with frequency, asserting the physical validity of the model and accuracy 
of the parameter extraction method. 
 
90 
 The effective gate-to-source and gate-to-drain channel resistances (  and chgs chgdR R ) are 
extracted from the slope of [ ] [ ]( ) 212 11Re Re gsY Y C −+  and [ ] 212Re gdY C−−  as a function of  as 
shown in Figure 28 and Figure 29 respectively. 
2w
 
 
 
Figure 28 The effective gate-to-source channel resistance chgsR  is determined from the slope 
of [ ] [ ]( ) 212 11Re Re gsY Y −+ C  as a function of  2w
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Figure 29 The effective gate-to-drain channel resistance chgdR  is determined from the slope 
of [ ] 212Re gdY C−−  as a function of  2w
 
The frequency dependence of the extracted parameters ,  and chgs chgdR R  is shown in Figure 
30. The results show that these two resistors are almost constant with frequency. The source-to-
drain capacitance sdC , substrate resistance subR , and drain-to-bulk junction capacitance jdbC  are 
extracted by curve fitting the experimental data for both the real and imaginary parts of  to the 
following two polynomials: 
22Y
                                                                                                           (4-25) [ ] 222Re 0.31
sdg
mSY = +
678
Aw
                                                               [ ] 322Im Y Bw Cw= + .                                                 (4-26) 
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Figure 30 Frequency dependence of chgsR and chgdR . The results show that these two resistors 
are almost constant with frequency, verifying the accuracy of the model. 
 
Using the DataFit curve fitting software, the value of the three constants A, B, and C are found to 
be , and 24 151.23 10 ,118.8 10− −× × 369.27 10−− ×  respectively. A drain-to-bulk resistor ( dbiR ) of 
 is calculated using equation (3-13) and a bulk transconductance  of  is 
evaluated by running a DC analysis using Pspice. Using equation (4-17) and the extracted values 
of 
1.75Ω mbg 4.2mS
chgdR  and gdC , three equations in three unknowns are derived as follows: 
                             ( )( ) 2 21 jdbsub dbi mb subR R g R C 41 10−+ + = ×                                     (4-27) 
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                        ( ) 151 118.8 10gd sd jdb mb subC C C g R −+ + + = ×                      (4-28) 
 
                       ( ) ( )23 31 9.27jdb sub dbi mb subC R R g R 610−+ + = ×                       (4-29) 
Using (4-29) and (4-27), the following relation between the and sub jdbR C  is derived: 
                                                         129.27 10sub jdbR C
−= ×                                                       (4-30)     
A substrate resistance subR  of 134  and drain-to-bulk capacitance Ω jdbC of  are obtained 
from equations (4-27) and (4-30). Finally, the source-to-drain capacitance using equation (4-28) 
is .  Based on the insight gained from the simulated output admittance of the proposed 
equivalent circuit the value of 
68.8 fF
22.9 fF−
sdC  and jsbC  were chosen to be 16 fF− and  respectively for 
best matching the experimental data. The average value of the extracted model parameters are 
listed in Table 2. 
48 fF
 
Table 2 Average and optimized values of the extracted model parameters 
 
 
mg  16.6mS  gsC  122.4 fF  
sdg  0.31mS  dgC  151 fF  
chgsR  28Ω  subdR 134Ω  
chgdR  110Ω  jsbC  48 fF  
gdC  34 fF  jdbC  68.8 fF  
sdC  16 fF−  mbg  mS2.4  
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 4.3    MODEL VERIFICATION 
 
The proposed equivalent circuit with the extracted values is implemented in Pspice. The 
frequency-dependent voltage-dependent current source ( ( )mg w Vgs ) was implemented using a 
Laplace voltage dependent current source (GLAPLACE) found in the abm.slb library. The Y-
parameters of the model are plotted in Pspice by connecting the desired port to an ac signal 
voltage (having an amplitude of 1V for simplicity) and by ac short circuiting the other terminal. 
Once plotted in the waveform analyzer known as Probe, different analog operations and 
functions can be performed on the y-parameters as desired. This is a very powerful tool to 
investigate the effect of different circuit elements on the Y-parameters and to plot currents and 
voltages as a function of frequency. The simulated Y-parameters of the proposed model are 
compared with the measured data and with the Bsim3v3.1 model as shown in Figures (31)-(35). 
The results show that the proposed model can accurately predict the device small-signal 
characteristics up to 10 GHz. Not only is the proposed model more accurate than Bsim3v3.1 
model, but also gives a better match in [ ]21Re Y  than that predicted by the published model [48]. 
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Figure 31 parameter of measured data, proposed model, Bsim3v3.1 model, and 
published model. The simulated  parameter of the proposed model matches the 
measured data very well and is more accurate than the Bsim3v3.1 model. 
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Figure 32 parameter of measured data, proposed model, Bsim3v3.1 model, and 
published model. The simulated  parameter of the proposed model shows a slight 
deviation from the experimental data above 5GHz but becomes more accurate than the 
published model at 10GHz. 
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Figure 33 parameter of measured data, proposed model, Bsim3v3.1 model, and 
published model.  Being based on NQS analysis, the simulated  of the proposed 
model is much more accurate than that predicted by the published above 5GHz. 
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Figure 34 parameter of measured data, proposed model, Bsim3v3.1 model, and 
published model. The simulated  parameter of the proposed model matches the 
measured data very well and is more accurate than the Bsim3v3.1 model. 
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Figure 35 parameter of measured data, proposed model, Bsim3v3.1 model, and 
published model. The simulated  parameter of the proposed model matches the 
measured data very well and is more accurate than the Bsim3v3.1 model. 
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4.4    CONCLUSION 
 
This chapter presented a radio-frequency (RF) small signal MOSFET model together 
with a simple parameter extraction algorithm. The intrinsic part of the equivalent circuit (EC) is 
based on a first order non-quasi-static (NQS) formulation. The intrinsic and extrinsic 
components are extracted by performing Y-parameter analysis on the proposed model. Simple 
analytical expressions for extracting the effective gate-to-source and gate-to-drain channel 
resistances are developed for the first time. The distributed nature of the substrate resistance at 
high frequency is modeled using a novel lumped three-resistor T-network. Substrate signal 
coupling through the intrinsic body node and its effect on the output admittance are carefully 
examined. Simplified new expressions for the real and imaginary part of the output admittance 
are developed that prove essential in extracting the substrate related parameters. The physical 
validity of the model and the accuracy of the extraction method are verified by comparing Pspice 
simulation results of the EC to experimental data up to 10GHz. 
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5.0    CONCLUSIONS AND FUTURE WORK 
 
 
 The primary objective of this work was to address the Radio Frequency (RF) small-
signal and large-signal models for the MOS transistor. The quasi-static (QS) and non-quasi-static 
(NQS) models were discussed and the assumptions used in their development were examined. 
The various charge components were briefly introduced and the source/drain charge partitioning 
was presented. The limitation of the QS approach at high frequency was investigated using the 
Bsim3v3.1 model. The development of a first order NQS small-signal model was briefly 
presented and its suitability for RF applications was indicated. The effect of the distributed gate, 
channel, and substrate resistances on the high frequency characteristics of the MOS transistor 
was examined. We proposed a Radio Frequency small-signal equivalent circuit (EC) together 
with an efficient parameter extraction algorithm that is necessary for the device optimization and 
the development of accurate large-signal models. The validity of the proposed model and the 
accuracy of the extraction method are verified by comparing Pspice simulation results of the EC 
to experimental data and the Bsim3v3.1 model up to 10GHz. It was demonstrated that the 
proposed model is more accurate than the Bsim3v3.1 since it is based on NQS formulation. The 
rest of the chapter discusses several improvements that could be made in future revisions of this 
work as well as potential future work that could be done in the area of RF CMOS modeling. 
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 5.1    POTENTIAL IMPROVEMENT 
 
 Considering the effect of the gate-to-bulk capacitance and source/drain resistances on 
the high frequency performance of the MOS transistor can enhance the accuracy and extend the 
region of validity of the proposed equivalent circuit. For Lightly doped source/drain diffusion 
regions (LDD), the series resistances are bias-dependant. A simple extraction of these resistances 
from high frequency measurements is possible by biasing the transistor at [47]. At this 
bias, the transistor is symmetric in terms of drain and source. Consequently, the effects of the 
gate/bulk transconductance as well as the transcapacitances are negligible and can be neglected. 
The experimental data used in this work is for a transistor biased in the saturation region. Thus, it 
is not possible to utilize the extraction method [47]. The gate-to-bulk capacitance is needed for 
accurate modeling beyond 10GHz [55]. 
0DSV =
 
 The polysilicon gate resistance ( gpolyR ) given by equation (4-8) decreases quadratically 
with the number of fingers. Since the test device used in this work has 20 fingers, gpolyR  was 
neglected during parameter extraction for simplicity. A more robust parameter extraction for an 
arbitrary number of fingers can be developed by including the effect of gpolyR  on the Y-
parameters.  
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 5.2    FUTURE WORK 
 
The model developed in this work can be implemented in circuit design tools either as a 
Table model or as a physical model. In the case of the table model, the model parameters can be 
extracted at different bias conditions using the proposed parameter extraction method. The 
extracted parameters are then stored as tables and are used during circuit simulation. The set of 
measurements conditions should be carefully considered to cover the whole range in which the 
device is expected to operate. An appropriate interpolation scheme must be developed that can 
produce the values of model parameters when the device does not operate at measurement 
points. In the case of the physical model, physical equations describing the behavior of each 
circuit element should be developed. The subtle physical mechanisms in submicrometer devices 
prevent the development of simple analytical expressions of the model elements without 
considering several simplifying assumptions. As a result, the developed equations will contain 
constants that have a physical origin but are usually used as fitting parameters to be extracted 
from the experimental data. The proposed model and the parameter extraction serve as a first 
stage in developing a physical model. A provocative future work is to develop analytical 
physical equations for each model parameter and apply the proposed extraction procedure to 
extract the constants and coefficients of the analytical equations. 
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APPENDIX  
 
 
 
 
 
Y-PARAMETER ANALYSIS OF THE PROPOSED RF SMALL-SIGNAL MODEL 
 
In Chapter 4, section 4.2, the simplified Y-parameters of the proposed RF small-signal 
EC were presented. In this appendix, a detailed analysis arriving to equations (4-14)-(4-17) will 
be carried out. For convenience, the proposed EC displayed is repeated below in Figure 36. Due 
to their small value, the polysilicon gate resistance gpolyR  and the gate-to-bulk capacitance gbC  
are neglected for simplicity. 
gsC
1 m
gm Vgs
jwτ
•
+ igmb Vb s•
Gate
Source
Drain
chgsR or
sdC
jsbC jdbCdbiR
subR
ibsbiR
gsV
chgdR
2dI I=
2dV V=
1gI I=
1gV V=
gdC
 
Figure 36 An RF small-signal MOSFET model based on the first order non-quasi-static 
effect. The effective gate-to-source and gate-to-drain channel resistance is modeled by chgsR  
and chgdR  respectively. Substrate signal coupling through the intrinsic body node and 
junction capacitances is examined by introducing a new 3-resistor T-network.  
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The assumptions used in simplifying the Y-parameters are verified at the end of the 
Appendix. The Y-parameters of the EC shown in Figure A.1 can be derived as follows: 
 
            
2
1
11 0 0
1 1 1d
g gs
V V
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g chgs gs chgd gd
I jwC jwCIY
V V jwR C jwR C= =
= = = ++ +  
                                                    
( )
( )
( )
( )2 2
1 1
1 1
gs chgs gs gd chgd
chgs gs chgd gd
jwC jwR C jwC jwR C
wR C wR C
− −= +
+ +
gd .              (A.1) 
For a frequency range up to 10GHz, the following assumptions can be made: ( )  
and . As a result, the input admittance can be expressed as follows:  
12 <<gschgsCwR
( ) 12 <<gdchgd CwR
                                  ( ) ( )2 2 211 chgs gs chgd gd gs gdY w R C R C jw C C≈ + + + .                                (A.2) 
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                                                    ,                                                   (A.3) 2 2m chgd gd dgg w R C jwC= − −
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 where dg gdmm
m m
C CC
g g
τ −= = .  In simplifying the  parameter the following assumptions have 
been made:  and . 
21Y
( ) 12 <<mwτ ( ) 12 <<gdchgd CwR
                                 
1
1
12 0 0
2 1g
g
V V
d chgd gd
I jwCIY
V V jwR C= =
gd−= = = +                                         
                                                                         .                                    (A.4) 2 2chgd gd gdw R C jwC≈ − −
Deriving an expression for the output admittance is a tedious algebraic exercise. To simplify the 
analysis, the EC circuit in the  measurement configuration is shown in Figure 37. 22Y
 
igmb Vb•
Gate Drain
or
sdC
jdbCdbiR
subR
biV
chgdR
2dI I=
2dV V=
gdC
subY
 
 
Figure 37 The proposed EC in the  measurement setup. The effect of the source-to-bulk 
junction capacitance 
22Y
jsbC  and resistance sbiR on the output admittance is neglected for 
simplicity.  
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The contribution of the source-to-bulk network to the output admittance is neglected for 
simplicity [51]. From the circuit shown in Figure 37, the output admittance  can be derived as 
follows: 
22Y
               
1
2
22 0 0 sd
2 2
+g
1g
gdd b
V V sd mb sub
d chgd gd
jwCI VIY j
V V jwR C V= =
= = = + + ++
iwC g Y               (A.5) 
where subY  is the admittance of the substrate looking into the drain terminal. From Figure 37, we 
get: 
                                                 ( )1
jdb
sub
dbi sub jdb
jwC
Y
jw R R C
= + + .                                                  (A.6) 
The potential of the intrinsic body node can be expressed as function of  as follows: 2V
                                                  ( ) 21
sub jdb
bi
sub dbi jdb
jwR C
V
jw R R C
= + + V .                                               (A.7) 
From (A.6) and (A.7), the output admittance is given by: 
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By curve fitting the experimental data for both the real and imaginary parts of  to a 
polynomial of an arbitrary degree, it is found that the real and imaginary parts can be fitted with 
great accuracy to a second order and third order polynomials respectively of the following form: 
22Y
                                                        [ ] 222Re sdY g Aw≈ +                                                           (A.9) 
                                                        [ ] 322Im Y Bw Cw≈ + .                                                        (A.10) 
For a frequency up to 10 GHz we assume that ( )( ) 12 <<+ jddbisub CRRw . Taking into account the 
functional form of the real and imaginary part of , the following simplification is considered: 22Y
                            ( )( ) ( )( )
[ ]{ 22 2
22
1 for Re
2 1  fo  
1
1 sub dbi jdb
Y
w R R C Y
sub dbi jdbw R R C
− +≈+ + r Im[ ]
3
         (A.11) 
Therefore the simplified expression of the output admittance that is useful for parameter 
extraction is given by: 
         ( )22 2 322 gd chgd gd sd sd mb sub jdb mb sub sub dbi jdbY jwC w R C g jwC jwg R C jw g R R R C≈ + + + + − +  
                 ( ) ( )22 2 3mb sub sub dbi jdb jdb sub dbi jdbw g R R R C jwC jw R R C+ + + − + 3
2                 ( )2 sub dbi jdbw R R C+ + .                                                                                       
               ( )( )2 2 1 2sd chgd gd sub dbi mb sub jdbg w R C R R g R C⎡ ⎤= + + + +⎣ ⎦  
                 ( ) ( ) (23 3+ 1 1gd sd jdb mb sub jdb sub dbi mb subjw C C C g R jw C R R g R )⎡ ⎤⎡ ⎤+ + + − + +⎣ ⎦ ⎣ ⎦            (A.12) 
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In deriving the simplified Y-parameters of the proposed model, the following assumptions have 
been made: 
                                                          ( ) 12 <<gschgsCwR                                                            (A.13) 
                                                          ( ) 12 <<gdchgd CwR                                                           (A.14) 
                                                               ( ) 12 <<mwτ                                                              (A.15) 
                                                       ( )( 12 <<+ jddbisub CRRw )                                                   (A.16) 
For a frequency up to 10GHz and considering the extracted device parameters given in Table II, 
weget:  ( ) , ( , ,and 2 0.046chgs gswR C ≈ )2 0.055chgd gdwR C ≈ ( )2 0.19mwτ ≈
( )( )2 0.34sub dbi jdbw R R C+ ≈ . Although (A.15) and (A.16) are barely satisfied at 10GHz, these 
assumptions are inevitable for parameter extraction and are used in literature [51]. 
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